Network architecture for a topological quantum computer in silicon

Abstract

A design for a large-scale surface code quantum processor based on a node/network approach is introduced for semiconductor quantum dot spin qubits. The minimal node contains only 7 quantum dots, and nodes are separated on the micron scale, creating useful space for wiring interconnects and integration of conventional transistor circuits. Entanglement is distributed between neighbouring nodes by loading spin singlets locally and then shuttling one member of the pair through a linear array of empty dots. Each node contains one data qubit, two ancilla qubits, and additional dots to facilitate electron shuttling and measurement of the ancillas. A four-node GHZ state is realized by sharing three internode singlets followed by local gate operations and ancilla measurements. Further local operations and measurements produce an X or Z stabilizer on four data qubits, which is the fundamental operation of the surface code. Electron shuttling is simulated using a simplified gate electrode geometry without explicit barrier gates, and demonstrates that adiabatic transport is possible on timescales that do not present a speed bottleneck to the processor. An important shuttling error in a clean system is uncontrolled phase rotation due to the modulation of the electronic g-factor during transport, owing to the Stark effect. This error can be reduced by appropriate electrostatic tuning of the stationary electron's g-factor. Using reasonable noise models, we estimate error thresholds with respect to single and two-qubit gate fidelities as well as singlet dephasing errors during shuttling. A twirling protocol transforms the non-Pauli noise associated with exchange gate operations into Pauli noise, making it possible to use the Gottesman-Knill theorem to efficiently simulate large codes.

arXiv comment35 pages, 16 figures

References in corpus (68)

• The Quantum Internet
• Mixed State Entanglement and Quantum Error Correction
• Surface codes: Towards practical large-scale quantum computation
• Hardware-efficient Variational Quantum Eigensolver for Small Molecules and Quantum Magnets
• Spins in few-electron quantum dots
• Single-shot read-out of an individual electron spin in a quantum dot
• Improved Simulation of Stabilizer Circuits
• Silicon Quantum Electronics
• Majorana Zero Modes and Topological Quantum Computation
• An addressable quantum dot qubit with fault-tolerant control fidelity
• A Two Qubit Logic Gate in Silicon
• A >99.9%-fidelity quantum-dot spin qubit with coherence limited by charge noise
• Quantum information processing with superconducting circuits: a review
• A single-atom electron spin qubit in silicon
• Single-shot readout of an electron spin in silicon
• A programmable two-qubit quantum processor in silicon
• Electron spin coherence exceeding seconds in high purity silicon
• Large Scale Modular Quantum Computer Architecture with Atomic Memory and Photonic Interconnects
• Distributed Quantum Computation over Noisy Channels
• Storing quantum information for 30 seconds in a nanoelectronic device
• Building logical qubits in a superconducting quantum computing system
• A CMOS silicon spin qubit
• Instantaneous non-local computation of low T-depth quantum circuits
• The Heisenberg Representation of Quantum Computers
• A blueprint for demonstrating quantum supremacy with superconducting qubits
• 10-qubit entanglement and parallel logic operations with a superconducting circuit
• Prospects for Spin-Based Quantum Computing
• A fault-tolerant one-way quantum computer
• Silicon CMOS architecture for a spin-based quantum computer
• Modular Entanglement of Atomic Qubits using both Photons and Phonons
• Spin-valley lifetimes in a silicon quantum dot with tunable valley splitting
• Scalable gate architecture for densely packed semiconductor spin qubits
• Coherent electronic transfer in quantum dot systems using adiabatic passage
• Topological quantum computing with a very noisy network and local error rates approaching one percent
• Minimal excitation states of electrons in one-dimensional wires
• A high-sensitivity gate-based charge sensor in silicon
• Charge and spin state readout of a double quantum dot coupled to a resonator
• A Reconfigurable Gate Architecture for Si/SiGe Quantum Dots
• Fault-tolerant thresholds for quantum error correction with the surface code
• Coherent shuttle of electron-spin states
• Efficient error models for fault-tolerant architectures and the Pauli twirling approximation
• Probing low noise at the MOS interface with a spin-orbit qubit
• Standard forms of noisy quantum operations via depolarization
• Spin-orbit coupling and operation of multi-valley spin qubits
• Measurement of valley splitting in high-symmetry Si/SiGe quantum dots
• Exchange coupling in silicon quantum dots: Theoretical considerations for quantum computation
• Coherent long-distance displacement of individual electron spins
• A silicon-based surface code quantum computer
• Quantum dot spin qubits in Silicon: Multivalley physics
• Gate-sensing coherent charge oscillations in a silicon field-effect transistor
• High-fidelity single-shot readout for a spin qubit via an enhanced latching mechanism
• Surface code architecture for donors and dots in silicon with imprecise and nonuniform qubit couplings
• Interface induced spin-orbit interaction in silicon quantum dots and prospects for scalability
• Valley splitting of single-electron Si MOS quantum dots
• Gate induced g-factor control and dimensional transition for donors in multi-valley semiconductors
• Coherent Manipulation of Individual Electron Spin in a Double Quantum Dot Integrated with a Micro-Magnet
• Fault-Tolerant Quantum Computing in the Pauli or Clifford Frame with Slow Error Diagnostics
• Comparison of a quantum error correction threshold for exact and approximate errors
• The critical role of substrate disorder in valley splitting in Si quantum wells
• Atomistic simulations of adiabatic coherent electron transport in triple donor systems
• Quantum Computation with Topological Codes: from qubit to topological fault-tolerance
• Injection of a single electron from static to moving quantum dots
• Impact of valley phase and splitting on readout of silicon spin qubits
• Dispersive readout of a silicon quantum dot with an accumulation-mode gate sensor
• Transporting a single-spin qubit through a double quantum dot
• Single-electron transport driven by surface acoustic waves: moving quantum dots versus short barriers
• Freely Scalable Quantum Technologies using Cells of 5-to-50 Qubits with Very Lossy and Noisy Photonic Links
• Coherent electron transport in silicon quantum dots

Cited by in corpus (21)

• Precision tomography of a three-qubit donor quantum processor in silicon
• Coherent spin qubit transport in silicon
• Spiderweb array: A sparse spin-qubit array
• Multicore Quantum Computing
• Shuttling an electron spin through a silicon quantum dot array
• Variational circuit compiler for quantum error correction
• Simulated coherent electron shuttling in silicon quantum dots
• Interplay of charge noise and coupling to phonons in adiabatic electron transfer between quantum dots
• Looped Pipelines Enabling Effective 3D Qubit Lattices in a Strictly 2D Device
• Quantum LDPC Codes for Modular Architectures
• Tailoring three-dimensional topological codes for biased noise
• Towards early fault tolerance on a 2$\times$N array of qubits equipped with shuttling
• Electron cascade for spin readout
• A Silicon Surface Code Architecture Resilient Against Leakage Errors
• A sparse spin qubit array with integrated control electronics
• Flying Spin Qubits in Quantum Dot Arrays Driven by Spin-Orbit Interaction
• Near-Term Spin-Qubit Architecture Design via Multipartite Maximally-Entangled States
• Coherent errors in stabilizer codes caused by quasistatic phase damping
• Compiling the surface code to crossbar spin qubit architectures
• Few-electrode design for silicon MOS quantum dots
• Decoherence and fidelity enhancement during shuttling of entangled spin qubits