Spiderweb array: A sparse spin-qubit array

Abstract

One of the main bottlenecks in the pursuit of a large-scale--chip-based quantum computer is the large number of control signals needed to operate qubit systems. As system sizes scale up, the number of terminals required to connect to off-chip control electronics quickly becomes unmanageable. Here, we discuss a quantum-dot spin-qubit architecture that integrates on-chip control electronics, allowing for a significant reduction in the number of signal connections at the chip boundary. By arranging the qubits in a two-dimensional (2D) array with $\sim$12 $\mu$m pitch, we create space to implement locally integrated sample-and-hold circuits. This allows to offset the inhomogeneities in the potential landscape across the array and to globally share the majority of the control signals for qubit operations. We make use of advanced circuit modeling software to go beyond conceptual drawings of the component layout, to assess the feasibility of the scheme through a concrete floor plan, including estimates of footprints for quantum and classical electronics, as well as routing of signal lines across the chip using different interconnect layers. We make use of local demultiplexing circuits to achieve an efficient signal-connection scaling leading to a Rent's exponent as low as $p=0.43$. Furthermore, we use available data from state-of-the-art spin qubit and microelectronics technology development, as well as circuit models and simulations, to estimate the operation frequencies and power consumption of a million-qubit processor. This work presents a novel and complementary approach to previously proposed architectures, focusing on a feasible scheme to integrating quantum and classical hardware, and significantly closing the gap towards a fully CMOS-compatible quantum computer implementation.

19 pages, 16 figures

References in corpus (4)

• Surface codes: Towards practical large-scale quantum computation
• Single-shot read-out of an individual electron spin in a quantum dot
• An addressable quantum dot qubit with fault-tolerant control fidelity
• Coherent spin qubit transport in silicon

Cited by in corpus (21)

• Universal logic with encoded spin qubits in silicon
• Conveyor-mode single-electron shuttling in Si/SiGe for a scalable quantum computing architecture
• A shuttling-based two-qubit logic gate for linking distant silicon quantum processors
• Neural-Network Decoders for Quantum Error Correction using Surface Codes:A Space Exploration of the Hardware Cost-Performance Trade-Offs
• Blueprint of a scalable spin qubit shuttle device for coherent mid-range qubit transfer in disordered Si/SiGe/SiO${}_2$
• On-demand electrical control of spin qubits
• Shuttling an electron spin through a silicon quantum dot array
• Looped Pipelines Enabling Effective 3D Qubit Lattices in a Strictly 2D Device
• Tuning arrays with rays: Physics-informed tuning of quantum dot charge states
• Tunable coupling of widely separated superconducting qubits: A possible application towards a modular quantum device
• Autonomous estimation of high-dimensional Coulomb diamonds from sparse measurements
• Automated extraction of capacitive coupling for quantum dot systems
• SpinQ: Compilation strategies for scalable spin-qubit architectures
• A quantum dot-based frequency multiplier
• Flopping-mode electron dipole spin resonance in the strong-driving regime
• Modular nanomagnet design for spin qubits confined in a linear chain
• Gate reflectometry in dense quantum dot arrays
• Sensing dot with high output swing for scalable baseband readout of spin qubits
• Fault-Tolerant Preparation of Quantum Polar Codes Encoding One Logical Qubit
• An elongated quantum dot as a distributed charge sensor
• Quantum dynamics for energetic advantage in a charge-based classical full-adder