Looped Pipelines Enabling Effective 3D Qubit Lattices in a Strictly 2D Device

Abstract

Many quantum computing platforms are based on a two-dimensional physical layout. Here we explore a concept called looped pipelines which permits one to obtain many of the advantages of a 3D lattice while operating a strictly 2D device. The concept leverages qubit shuttling, a well-established feature in platforms like semiconductor spin qubits and trapped-ion qubits. The looped pipeline architecture has similar hardware requirements to other shuttling approaches, but can process a stack of qubit arrays instead of just one. Even a stack of limited height is enabling for diverse schemes ranging from NISQ-era error mitigation through to fault-tolerant codes. For the former, protocols involving multiple states can be implemented with a space-time resource cost comparable to preparing one noisy copy. For the latter, one can realise a far broader variety of code structures; as an example we consider layered 2D codes within which transversal CNOTs are available. Under reasonable assumptions this approach can reduce the space-time cost of magic state distillation by two orders of magnitude. Numerical modelling using experimentally-motivated noise models verifies that the architecture provides this benefit without significant reduction to the code's threshold.

Fixed errors in Fig. 19 (which is Fig. 20 in the published version)

References in corpus (69)

• Quantum Computation with Quantum Dots
• Surface codes: Towards practical large-scale quantum computation
• Topological quantum memory
• Universal Quantum Computation with ideal Clifford gates and noisy ancillas
• An addressable quantum dot qubit with fault-tolerant control fidelity
• Universal Quantum Computation with the Exchange Interaction
• A >99.9%-fidelity quantum-dot spin qubit with coherence limited by charge noise
• Fault-tolerant quantum computation with high threshold in two dimensions
• Topological Quantum Distillation
• Topological fault-tolerance in cluster state quantum computation
• Interfacing spin qubits in quantum dots and donors - hot, dense and coherent
• Surface code quantum computing by lattice surgery
• Computing with spin qubits at the surface code error threshold
• Noise tailoring for scalable quantum computation via randomized compiling
• Fast universal quantum control above the fault-tolerance threshold in silicon
• Universal quantum computation with spin-1/2 pairs and Heisenberg exchange
• A fault-tolerant one-way quantum computer
• A Game of Surface Codes: Large-Scale Quantum Computing with Lattice Surgery
• Encoding Electronic Spectra in Quantum Circuits with Linear T Complexity
• Two-qubit silicon quantum processor with operation fidelity exceeding 99%
• Spin-valley lifetimes in a silicon quantum dot with tunable valley splitting
• Blueprint for a Scalable Photonic Fault-Tolerant Quantum Computer
• Blueprint for a microwave trapped-ion quantum computer
• Shuttling a single charge across a one-dimensional array of silicon quantum dots
• Virtual Distillation for Quantum Error Mitigation
• Topological Computation without Braiding
• Assessing the progress of trapped-ion processors towards fault-tolerant quantum computation
• Quantum advantage with noisy shallow circuits in 3D
• Exponential Error Suppression for Near-Term Quantum Devices
• Fault-tolerant thresholds for quantum error correction with the surface code
• Tailoring surface codes for highly biased noise
• Poking holes and cutting corners to achieve Clifford gates with the surface code
• Resource costs for fault-tolerant linear optical quantum computing
• A fault-tolerant continuous-variable measurement-based quantum computation architecture
• Spiderweb array: A sparse spin-qubit array
• Triangular color codes on trivalent graphs with flag qubits
• Controlling spin-orbit interactions in silicon quantum dots using magnetic field direction
• The cost of universality: A comparative study of the overhead of state distillation and code switching with color codes
• Relaxation of excited spin, orbital, and valley qubit states in single electron silicon quantum dots
• Fast gate-based readout of silicon quantum dots using Josephson parametric amplification
• Codes and Protocols for Distilling $T$, controlled-$S$, and Toffoli Gates
• Rapid high-fidelity spin state readout in Si/SiGe quantum dots via radio-frequency reflectometry
• Three-dimensional surface codes: Transversal gates and fault-tolerant architectures
• A fault-tolerant non-Clifford gate for the surface code in two dimensions
• Error mitigation via verified phase estimation
• Multicore Quantum Computing
• Surface code compilation via edge-disjoint paths
• Classical algorithms for quantum mean values
• The Dominant Eigenvector of a Noisy Quantum State
• A logical qubit in a linear array of semiconductor quantum dots
• Transversality and lattice surgery: exploring realistic routes towards coupled logical qubits with trapped-ion quantum processors
• Programmable Quantum Annealing Architectures with Ising Quantum Wires
• Braiding by Majorana Tracking and Long-Range CNOT Gates with Color Codes
• Subsystem codes with high thresholds by gauge fixing and reduced qubit overhead
• Topological Quantum Error Correction with Optimal Encoding Rate
• Network architecture for a topological quantum computer in silicon
• Fault-tolerant quantum computation with non-deterministic entangling gates
• Fault-tolerant protection of near-term trapped-ion topological qubits under realistic noise sources
• Temporal-mode continuous-variable 3-dimensional cluster state for topologically-protected measurement-based quantum computation
• Simulated coherent electron shuttling in silicon quantum dots
• Interplay of charge noise and coupling to phonons in adiabatic electron transfer between quantum dots
• Adiabatic electron charge transfer between two quantum dots in presence of 1/f noise
• Spin-Blockade Spectroscopy of Si/SiGe Quantum Dots
• Impact of g-factors and valleys on spin qubits in a silicon double quantum dot
• A local and scalable lattice renormalization method for ballistic quantum computation
• A Silicon Surface Code Architecture Resilient Against Leakage Errors
• Spin-Valley Qubit Dynamics In Exchange Coupled Silicon Quantum Dots
• Comparison of ancilla preparation and measurement procedures for the Steane [[7,1,3]] code on a model ion trap quantum computer
• A high threshold code for modular hardware with asymmetric noise

Cited by in corpus (13)

• Quantum Error Mitigation
• High threshold codes for neutral atom qubits with biased erasure errors
• Low-Overhead Transversal Fault Tolerance for Universal Quantum Computation
• Bell sampling from quantum circuits
• Towards early fault tolerance on a 2$\times$N array of qubits equipped with shuttling
• An Accurate and Efficient Analytic Model of Fidelity Under Depolarizing Noise Oriented to Large Scale Quantum System Design
• Resource Analysis of Low-Overhead Transversal Architectures for Reconfigurable Atom Arrays
• Efficient fault-tolerant code switching via one-way transversal CNOT gates
• Leveraging Off-the-Shelf Silicon Chips for Quantum Computing
• LSQCA: Resource-Efficient Load/Store Architecture for Limited-Scale Fault-Tolerant Quantum Computing
• Erasure conversion for singlet-triplet spin qubits enables high-performance shuttling-based quantum error correction
• Almost Linear Decoder for Optimal Geometrically Local Quantum Codes
• Charge-induced energy shift of a single-spin qubit under a magnetic-field gradient