Compiling the surface code to crossbar spin qubit architectures
arXiv:2412.05425 · doi:10.1103/PhysRevB.111.115307
Abstract
Spin qubits in quantum dots provide a promising platform for realizing large-scale quantum processors since they have a small characteristic size of a few tens of nanometers. One difficulty of controlling e.g., a few thousand qubits on a single chip is the large number of control lines. The crossbar control architecture has been proposed to reduce the number of control lines exploiting shared control among the qubits. Here, we compile the surface code cycle to a pulse sequence that can be executed in the crossbar architecture. We decompose the quantum circuits of the stabilizer measurements in terms of native gates of the spin-qubit architecture. We provide a routing and scheduling protocol, and construct a gate voltage pulse sequence for the stabilizer measurement cycle. During this protocol, coherent phase errors can occur on idle qubits, due to the operational constraints of the crossbar architecture. We characterize these crosstalk errors during the stabilizer measurement cycle, and identify an experimentally relevant parameter regime where the crosstalk errors are below the surface code threshold. Our results provide design guidelines for near-term qubit experiments with crossbar architectures.
15 pages main text, + 6 pages appendix and bibliography, 14 figures
References in corpus (52)
- Surface codes: Towards practical large-scale quantum computation
- Topological quantum memory
- Superconducting Qubits: Current State of Play
- Suppressing quantum errors by scaling a surface code logical qubit
- Semiconductor Spin Qubits
- Electron spin coherence exceeding seconds in high purity silicon
- Quantum error correction below the surface code threshold
- Interfacing spin qubits in quantum dots and donors - hot, dense and coherent
- A CMOS silicon spin qubit
- Computing with spin qubits at the surface code error threshold
- Fast universal quantum control above the fault-tolerance threshold in silicon
- A four-qubit germanium quantum processor
- Silicon CMOS architecture for a spin-based quantum computer
- Silicon quantum processor unit cell operation above one Kelvin
- Realization of an Error-Correcting Surface Code with Superconducting Qubits
- Fidelity of quantum operations
- Universal quantum logic in hot silicon qubits
- Scalable gate architecture for densely packed semiconductor spin qubits
- Shuttling a single charge across a one-dimensional array of silicon quantum dots
- A Crossbar Network for Silicon Quantum Dot Qubits
- 3D integrated superconducting qubits
- A hole spin qubit in a fin field-effect transistor above 4 kelvin
- Gate-reflectometry dispersive readout and coherent control of a spin qubit in silicon
- Probing single electrons across 300 mm spin qubit wafers
- Correcting coherent errors with surface codes
- Coherent shuttle of electron-spin states
- Coherent spin qubit transport in silicon
- Conveyor-mode single-electron shuttling in Si/SiGe for a scalable quantum computing architecture
- High-fidelity operation and algorithmic initialisation of spin qubits above one kelvin
- Coherent transfer of quantum information in silicon using resonant SWAP gates
- A shuttling-based two-qubit logic gate for linking distant silicon quantum processors
- Learning to Decode the Surface Code with a Recurrent, Transformer-Based Neural Network
- Operating semiconductor quantum processors with hopping spins
- Rapid high-fidelity spin state readout in Si/SiGe quantum dots via radio-frequency reflectometry
- Distant spin entanglement via fast and coherent electron shuttling
- The SpinBus Architecture: Scaling Spin Qubits with Electron Shuttling
- Shuttling an electron spin through a silicon quantum dot array
- Si/SiGe QuBus for single electron information-processing devices with memory and micron-scale connectivity function
- Coherent spin qubit shuttling through germanium quantum dots
- Network architecture for a topological quantum computer in silicon
- Simulated coherent electron shuttling in silicon quantum dots
- Interplay of charge noise and coupling to phonons in adiabatic electron transfer between quantum dots
- Adiabatic electron charge transfer between two quantum dots in presence of 1/f noise
- Superconducting grid-bus surface code architecture for hole-spin qubits
- FPGA-based Distributed Union-Find Decoder for Surface Codes
- Coherent errors and readout errors in the surface code
- Quantum error correction in crossbar architectures
- Classification and magic magnetic-field directions for spin-orbit-coupled double quantum dots
- SpinQ: Compilation strategies for scalable spin-qubit architectures
- beSnake: A routing algorithm for scalable spin-qubit architectures
- Coherent errors in stabilizer codes caused by quasistatic phase damping
- Dispersive readout of a silicon quantum device using an atomic force microscope-based rf gate sensor