Advanced Fabrication Processes for Superconducting Very Large Scale Integrated Circuits
arXiv:1509.05081 · doi:10.1109/TASC.2016.2519388
Abstract
We review the salient features of two advanced nodes of an 8-Nb-layer fully planarized process developed recently at MIT Lincoln Laboratory for fabricating Single Flux Quantum(SFQ) digital circuits with very large scale integration on 200-mm wafers: the SFQ4ee and SFQ5ee nodes, where 'ee' denotes the process is tuned for energy efficient SFQ circuits. The former has eight superconducting layers with 0.5 μm minimum feature size and a 2 Ω/sq Mo layer for circuit resistors. The latter has nine superconducting layers: eight Nb wiring layers with the minimum feature size of 350 nm and a thin superconducting MoNx layer (Tc ~ 7.5 K) with high kinetic inductance (about 8 pH/sq) for forming compact inductors. A nonsuperconducting (Tc < 2 K) MoNx layer with lower nitrogen content is used for 6 Ω/sq planar resistors for shunting and biasing of Josephson junctions. Another resistive layer is added to form interlayer, sandwich-type resistors of mΩ range for releasing unwanted flux quanta from superconducting loops of logic cells. Both process nodes use Au/Pt/Ti contact metallization for chip packaging. The technology utilizes one layer of Nb/AlOx-Al/Nb JJs with critical current density, Jc of 100 μA/μm^2 and minimum diameter of 700 nm. Circuit patterns are defined by 248-nm photolithography and high density plasma etching. All circuit layers are fully planarized using chemical mechanical planarization (CMP) of SiO2 interlayer dielectric. The following results and topics are presented and discussed: the effect of surface topography under the JJs on the their properties and repeatability, critical current and Jc targeting, effect of hydrogen dissolved in Nb, MoNx properties for the resistor layer and for high kinetic inductance layer, technology of mΩ-range resistors.
10 pages, 12 figures, 1 table, 27 references. The paper was presented on September 8, 2015 at the 12th European Conference on Applied Superconductivity, EUCAS 2015, 6-10 September 2015, Lyon, France, IEEE Transaction on Applied Superconductivity, 2016
References in corpus (3)
Cited by in corpus (26)
- Superconductor Digital Electronics: Scalability and Energy Efficiency Issues
- Properties of Unshunted and Resistively Shunted Nb/AlOx-Al/Nb Josephson Junctions With Critical Current Densities from 0.1 mA/μm^2 to 1 mA/μm^2
- Experimental demonstration of a Josephson magnetic memory cell with a programmable π-junction
- Development of Multi-Layer Fabrication Process for SFQ Large Scale Integrated Digital Circuits
- Very Large Scale Integration of Josephson-Junction-Based Superconductor Random Access Memories
- AC-Biased Shift Registers as Fabrication Process Benchmark Circuits and Flux Trapping Diagnostic Tool
- Superconductor Electronics Fabrication Process with MoN Kinetic Inductors and Self-Shunted Josephson Junctions
- Inductance and mutual inductance of superconductor integrated circuit features with sizes down to 120 nm. Part I
- ERSFQ 8-bit Parallel Arithmetic Logic Unit
- A Stochastic-Computing based Deep Learning Framework using Adiabatic Quantum-Flux-Parametron SuperconductingTechnology
- Planarized Fabrication Process With Two Layers of SIS Josephson Junctions and Integration of SIS and SFS π-Junctions
- Progress toward superconductor electronics fabrication process with planarized NbN and NbN/Nb layers
- Mutual and self-inductance in planarized multilayered superconductor integrated circuits: Microstrips, striplines, bends, meanders, ground plane perforations
- Vertical transport and tunnelling in rare-earth nitride heterostructures
- Developments Toward a 250-nm, Fully Planarized Fabrication Process With Ten Superconducting Layers And Self-Shunted Josephson Junctions
- Wafer-Scale Characterization of a Superconductor Integrated Circuit Fabrication Process, Using a Cryogenic Wafer Prober
- Self- and Mutual Inductance of NbN and Bilayer NbN/Nb Inductors in Planarized Fabrication Process With Nb Ground Planes
- Scalability of Superconductor Electronics: Limitations Imposed by AC Clock and Flux Bias Transformers
- Engineering of Niobium Surfaces Through Accelerated Neutral Atom Beam Technology For Quantum Applications
- High-Density Superconductive Logic Circuits Utilizing 0 and Josephson Junctions
- ERSFQ 8-bit Parallel Binary Shifter for Energy-Efficient Superconducting CPU
- Synthesis of Resource-Efficient Superconducting Circuits with Clock-Free Alternating Logic
- Observation of the signatures of sub-resolution defects in two-dimensional superconductors with scanning SQUID
- Flux-trapping characterization for superconducting electronics using a cryogenic widefield N- diamond microscope
- Photolithography-Compatible Three-Terminal Superconducting Switch for Driving CMOS Loads
- Demonstration of Superconductor Shift Registers with Energy Dissipation Below Landauer's Thermodynamic Limit