Progress toward superconductor electronics fabrication process with planarized NbN and NbN/Nb layers

Abstract

To increase density of superconductor digital and neuromorphic circuits by 10x and reach integration scale of $10^8$ Josephson junctions (JJs) per chip, we developed a new fabrication process on 200-mm wafers, using self-shunted Nb/Al-AlOx/Nb JJs and kinetic inductors. The process has a layer of JJs, a layer of resistors, and 10 fully planarized superconducting layers: 8 Nb layers and 2 layers of high kinetic inductance materials, Mo${}_2$N and NbN, with sheet inductance of 8 pH/sq and 3 pH/sq, respectively. NbN films were deposited by two methods: with $T_c$=15.5 K by reactive sputtering of a Nb target in Ar+N${}_2$ mixture; with $T_c$ in the range from 9 K to 13 K by plasma-enhanced chemical vapor deposition (PECVD) using Tris(diethylamido)(tert-butylimido)niobium(V) metalorganic precursor. PECVD of NbN was investigated to obtain conformal deposition and filling narrow trenches and vias with high depth-to-width ratios, which was not possible to achieve using sputtering and other physical vapor deposition (PVD) methods at temperatures below $200^{o}C$ required to prevent degradation of Nb/Al-AlOx/Nb junctions. Nb layers with 200 nm thickness are used in the process layer stack as ground planes to maintain a high level of interlayer shielding and low intralayer mutual coupling, for passive transmission lines with wave impedances matching impedances of JJs, typically <=50 $\Omega$, and for low-value inductors. NbN and NbN/Nb bilayer are used for cell inductors. Using NbN/Nb bilayers and individual pattering of both layers to form inductors allowed us to minimize parasitic kinetic inductance associated with interlayer vias and connections to JJs as well as to increase critical currents of the vias. Fabrication details and results of electrical characterization of NbN films, wires, and vias, and comparison with Nb properties are given.

arXiv comment12 pages, 16 figures, 4 tables, 49 references. Submitted to IEEE TAS on Nov. 10, 2022

References in corpus (15)

• Ultra-Low-Power Superconductor Logic
• Advanced Fabrication Processes for Superconducting Very Large Scale Integrated Circuits
• Fabrication Process and Properties of Fully-Planarized Deep-Submicron Nb/Al-AlOx/Nb Josephson Junctions for VLSI Circuits
• Inductance of Circuit Structures for MIT LL Superconductor Electronics Fabrication Process with 8 Niobium Layers
• Very Large Scale Integration of Josephson-Junction-Based Superconductor Random Access Memories
• AC-Biased Shift Registers as Fabrication Process Benchmark Circuits and Flux Trapping Diagnostic Tool
• Superconductor Electronics Fabrication Process with MoN${}_x$ Kinetic Inductors and Self-Shunted Josephson Junctions
• Superconducting NbTiN Thin Films with Highly Uniform Properties over a 100 mm diameter Wafer
• Inductance and mutual inductance of superconductor integrated circuit features with sizes down to 120 nm. Part I
• Deep Sub-Micron Stud-Via Technology for Superconductor VLSI Circuits
• Planarized Fabrication Process With Two Layers of SIS Josephson Junctions and Integration of SIS and SFS π-Junctions
• Mutual and self-inductance in planarized multilayered superconductor integrated circuits: Microstrips, striplines, bends, meanders, ground plane perforations
• BioSFQ circuit family for neuromorphic computing: Bridging digital and analog domains of superconductor technologies
• Scalability of Superconductor Electronics: Limitations Imposed by AC Clock and Flux Bias Transformers
• Self- and Mutual Inductance of NbN and Bilayer NbN/Nb Inductors in Planarized Fabrication Process With Nb Ground Planes

Cited by in corpus (7)

• High Density Fabrication Process for Single Flux Quantum Circuits
• BioSFQ circuit family for neuromorphic computing: Bridging digital and analog domains of superconductor technologies
• Scalability of Superconductor Electronics: Limitations Imposed by AC Clock and Flux Bias Transformers
• Self- and Mutual Inductance of NbN and Bilayer NbN/Nb Inductors in Planarized Fabrication Process With Nb Ground Planes
• Thermal Annealing and Radiation Effects on Structural and Electrical Properties of NbN/GaN Superconductor/Semiconductor Junction
• Directional driving of vortex lines with oscillating magnetic field
• Stacked Josephson junctions for quantum circuit applications