AC-Biased Shift Registers as Fabrication Process Benchmark Circuits and Flux Trapping Diagnostic Tool
arXiv:1701.03837 · doi:10.1109/TASC.2017.2669585
Abstract
We develop an ac-biased shift register introduced in our previous work (V.K. Semenov et al., IEEE Trans. Appl. Supercond., vol. 25, no. 3, 1301507, June 2015) into a benchmark circuit for evaluation of superconductor electronics fabrication technology. The developed testing technique allows for extracting margins of all individual cells in the shift register, which in turn makes it possible to estimate statistical distribution of Josephson junctions in the circuit. We applied this approach to successfully test registers having 8, 16, 36, and 202 thousand cells and, respectively, about 33000, 65000, 144000, and 809000 Josephson junctions. The circuits were fabricated at MIT Lincoln Laboratory, using a fully planarized process, 0.4 μm inductor linewidth, and 1.33x10^6 cm^-2 junction density. They are presently the largest operational superconducting SFQ circuits ever made. The developed technique distinguishes between hard defects (fabrication-related) and soft defects (measurement-related) and locates them in the circuit. The soft defects are specific to superconducting circuits and caused by magnetic flux trapping either inside the active cells or in the dedicated flux-trapping moats near the cells. The number and distribution of soft defects depend on the ambient magnetic field and vary with thermal cycling even if done in the same magnetic environment.
8 pages, 12 figures, 1 table, 15 references This work was presented at Applied Superconductivity Conference, ASC2016, Denver CO, September 4-9, 2016. Submitted to IEEE Transactions on Applied Superconductivity on 6 September 2016
References in corpus (3)
Cited by in corpus (18)
- Superconductor Digital Electronics: Scalability and Energy Efficiency Issues
- Beyond Moore's technologies: operation principles of a superconductor alternative
- Properties of Unshunted and Resistively Shunted Nb/AlOx-Al/Nb Josephson Junctions With Critical Current Densities from 0.1 mA/μm^2 to 1 mA/μm^2
- Superconductor Electronics Fabrication Process with MoN Kinetic Inductors and Self-Shunted Josephson Junctions
- Inductance and mutual inductance of superconductor integrated circuit features with sizes down to 120 nm. Part I
- Toward Practical-Scale Quantum Annealing Machine for Prime Factoring
- Planarized Fabrication Process With Two Layers of SIS Josephson Junctions and Integration of SIS and SFS π-Junctions
- Progress toward superconductor electronics fabrication process with planarized NbN and NbN/Nb layers
- Mutual and self-inductance in planarized multilayered superconductor integrated circuits: Microstrips, striplines, bends, meanders, ground plane perforations
- Developments Toward a 250-nm, Fully Planarized Fabrication Process With Ten Superconducting Layers And Self-Shunted Josephson Junctions
- Wafer-Scale Characterization of a Superconductor Integrated Circuit Fabrication Process, Using a Cryogenic Wafer Prober
- Scalability of Superconductor Electronics: Limitations Imposed by AC Clock and Flux Bias Transformers
- A linear magnetic flux-to-voltage transfer function of differential DC SQUID
- Simulation of reversible molecular mechanical logic gates and circuits
- Contemporary implementations of spiking bio-inspired neural networks
- Flux-trapping characterization for superconducting electronics using a cryogenic widefield N- diamond microscope
- Design of Quantum Annealing Machine for Prime Factoring
- Planar Josephson junctions for sensors and electronics:Different geometry, new functionality