Fabrication Process and Properties of Fully-Planarized Deep-Submicron Nb/Al-AlOx/Nb Josephson Junctions for VLSI Circuits

Abstract

A fabrication process for Nb/Al-AlOx/Nb Josephson junctions (JJs) with sizes down to 200 nm has been developed on a 200-mm-wafer tool set typical for CMOS foundry. This process is the core of several nodes of a roadmap for fully-planarized fabrication processes for superconductor integrated circuits with 4, 8, and 10 niobium layers developed at MIT Lincoln Laboratory. The process utilizes 248 nm photolithography, anodization, high-density plasma etching, and chemical mechanical polishing (CMP) for planarization of SiO${}_2$ interlayer dielectric. JJ electric properties and statistics such as on-chip and wafer spreads of critical current, $I_c$, normal-state conductance, $G_N$, and run-to-run reproducibility have been measured on 200-mm wafers over a broad range of JJ diameters from 200 nm to 1500 nm and critical current densities, $J_c$, from 10 kA/$c{m}^2$ to 50 kA/$c{m}^2$ where the JJs become self-shunted. Diffraction-limited photolithography of JJs is discussed. A relationship between JJ mask size, JJ size on wafer, and the minimum printable size for coherent and partially coherent illumination has been worked out. The $G_N$ and $I_c$ spreads obtained have been found to be mainly caused by variations of the JJ areas and agree with the model accounting for an enhancement of mask errors near the diffraction-limited minimum printable size of JJs. $I_c$ and $G_N$ spreads from 0.8% to 3% have been obtained for JJs with sizes from 1500 nm down to 500 nm. The spreads increase to about 8% for 200-nm JJs. Prospects for circuit densities > $10^6$ JJ/$c{m}^2$ and 193-nm photolithography for JJ definition are discussed.

13 pages, 16 figures, 62 references. Presented at Applied Superconductivity Conference, ASC 2014, Charlotte, NC, USA, August 10-15, 2014

References in corpus (5)

• Inductance of Circuit Structures for MIT LL Superconductor Electronics Fabrication Process with 8 Niobium Layers
• New AC-Powered SFQ Digital Circuits
• Deep Sub-Micron Stud-Via Technology for Superconductor VLSI Circuits
• Universality of transport properties of ultra-thin oxide films
• Diffusion stop-layers for superconducting integrated circuits and qubits with Nb-based Josephson junctions

Cited by in corpus (48)

• A Quantum Engineer's Guide to Superconducting Qubits
• Perspectives of quantum annealing: Methods and implementations
• The Future of Quantum Computing with Superconducting Qubits
• 3D integrated superconducting qubits
• Advanced Fabrication Processes for Superconducting Very Large Scale Integrated Circuits
• Superconductor Digital Electronics: Scalability and Energy Efficiency Issues
• A photonic crystal Josephson traveling wave parametric amplifier
• Investigation of microwave loss induced by oxide regrowth in high-Q Nb resonators
• Simplified Josephson-junction fabrication process for reproducibly high-performance superconducting qubits
• Quantum interference in heterogeneous superconducting-photonic circuits on a silicon chip
• Properties of Unshunted and Resistively Shunted Nb/AlOx-Al/Nb Josephson Junctions With Critical Current Densities from 0.1 mA/μm^2 to 1 mA/μm^2
• Development of Multi-Layer Fabrication Process for SFQ Large Scale Integrated Digital Circuits
• Very Large Scale Integration of Josephson-Junction-Based Superconductor Random Access Memories
• Temperature scaling law for quantum annealing optimizers
• AC-Biased Shift Registers as Fabrication Process Benchmark Circuits and Flux Trapping Diagnostic Tool
• New AC-Powered SFQ Digital Circuits
• Low Loss Multi-Layer Wiring for Superconducting Microwave Devices
• Superconductor Electronics Fabrication Process with MoN${}_x$ Kinetic Inductors and Self-Shunted Josephson Junctions
• Inductance and mutual inductance of superconductor integrated circuit features with sizes down to 120 nm. Part I
• Mitigation of frequency collisions in superconducting quantum processors
• TOF-SIMS Analysis of Decoherence Sources in Nb Superconducting Resonators
• Planarized Fabrication Process With Two Layers of SIS Josephson Junctions and Integration of SIS and SFS π-Junctions
• Analog Nature of Quantum Adiabatic Unstructured Search
• Progress toward superconductor electronics fabrication process with planarized NbN and NbN/Nb layers
• Mutual and self-inductance in planarized multilayered superconductor integrated circuits: Microstrips, striplines, bends, meanders, ground plane perforations
• Equation Planting: A Tool for Benchmarking Ising Machines
• Vulnerability to Parameter Spread in Josephson Traveling-Wave Parametric Amplifiers
• Integration of spectator qubits into quantum computer architectures for hardware tuneup and calibration
• Fabrication and characterization of aluminum SQUID transmission lines
• Fabrication of superconducting through-silicon vias
• Developments Toward a 250-nm, Fully Planarized Fabrication Process With Ten Superconducting Layers And Self-Shunted Josephson Junctions
• Wafer-Scale Characterization of a Superconductor Integrated Circuit Fabrication Process, Using a Cryogenic Wafer Prober
• Development of transmon qubits solely from optical lithography on 300mm wafers
• Towards 100,000-pixel microcalorimeter arrays using multi-absorber transition-edge sensors
• Self- and Mutual Inductance of NbN and Bilayer NbN/Nb Inductors in Planarized Fabrication Process With Nb Ground Planes
• Microscopic tunneling model of Nb-AlN-NbN Josephson flux-flow oscillator
• Scalability of Superconductor Electronics: Limitations Imposed by AC Clock and Flux Bias Transformers
• Disorder and Critical Current Variability in Josephson Junctions
• High-Density Superconductive Logic Circuits Utilizing 0 and $\pi$ Josephson Junctions
• A linear magnetic flux-to-voltage transfer function of differential DC SQUID
• How Quantum is the Speedup in Adiabatic Unstructured Search?
• Scalable Superconductor Neuron with Ternary Synaptic Connections for Ultra-Fast SNN Hardware
• Two-tone spectroscopy of high-frequency quantum circuits with a Josephson emitter
• Superconductor bistable vortex memory for data storage and in-memory computing
• VeriSFQ - A Semi-formal Verification Framework and Benchmark for Single Flux Quantum Technology
• Low-Cost Superconducting Fan-Out with Cell I${}_{\text{C}}$ Ranking
• Ring Oscillators for Clocking Reversible Superconducting Circuits and Fabrication Process Benchmarking
• Critical Currents in Conventional Josephson Junctions With Grain Boundaries