Deep Sub-Micron Stud-Via Technology for Superconductor VLSI Circuits

Abstract

A fabrication process has been developed for fully planarized Nb-based superconducting inter-layer connections (vias) with minimum size down to 250 nm for superconductor very large scale integrated (VLSI) circuits with 8 and 10 superconducting layers on 200-mm wafers. Instead of single Nb wiring layers, it utilizes Nb/Al/Nb trilayers for each wiring layer to form Nb pillars (studs) providing vertical connections between the wires etched in the bottom layer of the trilayer and the next wiring layer that is also deposited as a Nb/Al/Nb trilayer. This technology makes possible a dramatic increase in the density of superconducting digital circuits by reducing the area of interconnects with respect to presently utilized etched contact holes between superconducting layers and by enabling the use of stacked vias. Results on the fabrication and size dependence of electric properties of Nb studs with dimensions near the resolution limit of 248-nm photolithography are presented in the normal and superconducting states. Superconducting critical current density in the fabricated stud-vias is about 0.3 A/μm2 and approaches the depairing current density of Nb films.

13 pages, 11 figures, 24 references. Presented on September 16, 2013 at the 11th European Conference on Applied Superconductivity EUCAS 2013, 15-19 September 2013, Genoa, Italy

References in corpus (1)

• Diffusion stop-layers for superconducting integrated circuits and qubits with Nb-based Josephson junctions

Cited by in corpus (12)

• Advanced Fabrication Processes for Superconducting Very Large Scale Integrated Circuits
• Superconductor Digital Electronics: Scalability and Energy Efficiency Issues
• Fabrication Process and Properties of Fully-Planarized Deep-Submicron Nb/Al-AlOx/Nb Josephson Junctions for VLSI Circuits
• Inductance of Circuit Structures for MIT LL Superconductor Electronics Fabrication Process with 8 Niobium Layers
• Superconductor Electronics Fabrication Process with MoN${}_x$ Kinetic Inductors and Self-Shunted Josephson Junctions
• Inductance and mutual inductance of superconductor integrated circuit features with sizes down to 120 nm. Part I
• Floquet-Mode Traveling-Wave Parametric Amplifiers
• Planarized Fabrication Process With Two Layers of SIS Josephson Junctions and Integration of SIS and SFS π-Junctions
• Progress toward superconductor electronics fabrication process with planarized NbN and NbN/Nb layers
• Qubit-compatible substrates with superconducting through-silicon vias
• Toroidal qubits: naturally-decoupled quiet artificial atoms
• Scalability of Superconductor Electronics: Limitations Imposed by AC Clock and Flux Bias Transformers