Fabrication process and failure analysis for robust quantum dots in silicon

Abstract

We present an improved fabrication process for overlapping aluminum gate quantum dot devices on Si/SiGe heterostructures that incorporates low-temperature inter-gate oxidation, thermal annealing of gate oxide, on-chip electrostatic discharge (ESD) protection, and an optimized interconnect process for thermal budget considerations. This process reduces gate-to-gate leakage, damage from ESD, dewetting of aluminum, and formation of undesired alloys in device interconnects. Additionally, cross-sectional scanning transmission electron microscopy (STEM) images elucidate gate electrode morphology in the active region as device geometry is varied. We show that overlapping aluminum gate layers homogeneously conform to the topology beneath them, independent of gate geometry, and identify critical dimensions in the gate geometry where pattern transfer becomes non-ideal, causing device failure.

arXiv comment5 figures, 9 pages

References in corpus (26)

• Quantum Computation with Quantum Dots
• Surface codes: Towards practical large-scale quantum computation
• Driven coherent oscillations of a single electron spin in a quantum dot
• A Two Qubit Logic Gate in Silicon
• A >99.9%-fidelity quantum-dot spin qubit with coherence limited by charge noise
• A programmable two-qubit quantum processor in silicon
• Electrically driven single electron spin resonance in a slanting Zeeman field
• Quantum CNOT Gate for Spins in Silicon
• Hyperfine interaction in a quantum dot: Non-Markovian electron spin dynamics
• Few-Electron Quantum Dot Circuit with Integrated Charge Read-Out
• Manipulation of a single charge in a double quantum dot
• The Addition Spectrum of a Lateral Dot from Coulomb and Spin Blockade Spectroscopy
• Fidelity benchmarks for two-qubit gates in silicon
• Scalable gate architecture for densely packed semiconductor spin qubits
• Coherent spin manipulation in an exchange-only qubit
• Two-axis control of a singlet-triplet qubit with an integrated micromagnet
• Low-frequency charge noise in Si/SiGe quantum dots
• A Reconfigurable Gate Architecture for Si/SiGe Quantum Dots
• Benchmarking Gate Fidelities in a Si/SiGe Two-Qubit Device
• Magnetic field dependence of valley splitting in realistic Si/SiGe quantum wells
• Pauli spin blockade in undoped Si/SiGe two-electron double quantum dots
• Electrostically defined few-electron double quantum dot in silicon
• Palladium gates for reproducible quantum dots in silicon
• Measurements of capacitive coupling within a quadruple quantum dot array
• A fabrication guide for planar silicon quantum dot heterostructures
• Passivation and characterization of charge defects in ambipolar silicon quantum dots

Cited by in corpus (18)

• Probing single electrons across 300 mm spin qubit wafers
• SiGe quantum wells with oscillating Ge concentrations for quantum dot qubits
• Strong electron-electron interactions in Si/SiGe quantum dots
• Valley splittings in Si/SiGe quantum dots with a germanium spike in the silicon well
• How valley-orbit states in silicon quantum dots probe quantum well interfaces
• Toward Robust Autotuning of Noisy Quantum Dot Devices
• Electrical control of uniformity in quantum dot devices
• Single-electron occupation in quantum dot arrays at selectable plunger gate voltage
• Passive and active suppression of transduced noise in silicon spin qubits
• Automation of Quantum Dot Measurement Analysis via Explainable Machine Learning
• Experimental online quantum dots charge autotuning using neural networks
• Latched readout for the quantum dot hybrid qubit
• Single-shot latched readout of a quantum dot qubit using barrier gate pulsing
• Variational quantum compiling for three-qubit gates design in quantum dots
• Bootstrapping, autonomous testing, and initialization system for Si/Si${}_x$Ge${}_{1-x}$ multi-quantum-dot devices
• Modularized and Scalable Compilation for Double Quantum Dot Quatum Computing
• Threshold-independent method for single-shot readout of spin qubits in semiconductor quantum dots
• Towards Utilizing Scanning Gate Microscopy as a High-Resolution Probe of Valley Splitting in Si/SiGe Heterostructures