Inductance of Circuit Structures for MIT LL Superconductor Electronics Fabrication Process with 8 Niobium Layers
arXiv:1408.5828 · doi:10.1109/TASC.2014.2369213
Abstract
Inductance of superconducting thin-film inductors and structures with linewidth down to 250 nm has been experimentally evaluated. The inductors include various striplines and microstrips, their 90-degree bends and meanders, interlayer vias, etc., typically used in superconducting digital circuits. The circuits have been fabricated by a fully planarized process with 8 niobium layers, developed at MIT Lincoln Laboratory for very-large-scale superconducting integrated circuits. Excellent run-to-run reproducibility and inductance uniformity of better than 1% across 200-mm wafers have been found. It has been found that the inductance per unit length of stripline and microstrip line inductors continues to grow as the inductor linewidth is reduced deep into the submicron range to the widths comparable to the film thickness and magnetic field penetration depth. It is shown that the linewidth reduction does not lead to widening of the parameter spread due to diminishing sensitivity of the inductance to the linewidth and dielectric thickness. The experimental results were compared with numeric inductance extraction using commercial software and freeware, and a good agreement was found for 3-D inductance extractors. Methods of further miniaturization of circuit inductors for achieving circuit densities > 10^6 Josephson junctions per cm^2 are discussed.
5 pages, 7 figures, 31 references. Presented at Applied Superconductivity Conference, ASC 2014, Charlotte, NC, USA, August 10-15, 2014
References in corpus (2)
Cited by in corpus (23)
- Advanced Fabrication Processes for Superconducting Very Large Scale Integrated Circuits
- Fabrication Process and Properties of Fully-Planarized Deep-Submicron Nb/Al-AlOx/Nb Josephson Junctions for VLSI Circuits
- Properties of Unshunted and Resistively Shunted Nb/AlOx-Al/Nb Josephson Junctions With Critical Current Densities from 0.1 mA/μm^2 to 1 mA/μm^2
- Very Large Scale Integration of Josephson-Junction-Based Superconductor Random Access Memories
- Temperature scaling law for quantum annealing optimizers
- Superconductor Electronics Fabrication Process with MoN Kinetic Inductors and Self-Shunted Josephson Junctions
- Inductance and mutual inductance of superconductor integrated circuit features with sizes down to 120 nm. Part I
- Analog Errors in Ising Machines
- Planarized Fabrication Process With Two Layers of SIS Josephson Junctions and Integration of SIS and SFS π-Junctions
- Analog Nature of Quantum Adiabatic Unstructured Search
- Progress toward superconductor electronics fabrication process with planarized NbN and NbN/Nb layers
- Mutual and self-inductance in planarized multilayered superconductor integrated circuits: Microstrips, striplines, bends, meanders, ground plane perforations
- Equation Planting: A Tool for Benchmarking Ising Machines
- SuperVoxHenry Tucker-Enhanced and FFT-Accelerated Inductance Extraction for Voxelized Superconducting Structures
- Vulnerability to Parameter Spread in Josephson Traveling-Wave Parametric Amplifiers
- Developments Toward a 250-nm, Fully Planarized Fabrication Process With Ten Superconducting Layers And Self-Shunted Josephson Junctions
- Wafer-Scale Characterization of a Superconductor Integrated Circuit Fabrication Process, Using a Cryogenic Wafer Prober
- Increased multiplexing of superconducting microresonator arrays by post-characterization adaptation of the on-chip capacitors
- Development of transmon qubits solely from optical lithography on 300mm wafers
- Self- and Mutual Inductance of NbN and Bilayer NbN/Nb Inductors in Planarized Fabrication Process With Nb Ground Planes
- How Quantum is the Speedup in Adiabatic Unstructured Search?
- Directional driving of vortex lines with oscillating magnetic field
- Lightweight Error-Correction Code Encoders in Superconducting Electronic Systems