Digital-Controlled Method of Conveyor-Belt Spin Shuttling in Silicon for Large-Scale Quantum Computation

Abstract

We propose a digital-controlled conveyor-belt shuttling method for silicon-based quantum processors, addressing the scalability challenges of conventional analog sinusoidal implementations. By placing a switch matrix and low-pass filters in a cryogenic environment, our approach synthesizes near-sinusoidal waveforms from a limited number of DC voltage levels. Simulation results demonstrate that the proposed method achieves fidelity comparable to analog methods while significantly reducing wiring overhead and power dissipation. Moreover, the design offers robustness against device-level variations, enabling large-scale integration of high-fidelity spin shuttling for quantum error correction.

17 pages, 10 figures, accepted for publication in Physical Review Applied

References in corpus (25)

• An addressable quantum dot qubit with fault-tolerant control fidelity
• Fault-tolerant quantum computation with high threshold in two dimensions
• Semiconductor Spin Qubits
• Topological fault-tolerance in cluster state quantum computation
• Fast universal quantum control above the fault-tolerance threshold in silicon
• Quantum computing with nearest neighbor interactions and error rates over 1%
• Two-qubit silicon quantum processor with operation fidelity exceeding 99%
• Electrically controlling single spin qubits in a continuous microwave field
• Quantifying the quantum gate fidelity of single-atom spin qubits in silicon by randomized benchmarking
• Probing single electrons across 300 mm spin qubit wafers
• Conveyor-mode single-electron shuttling in Si/SiGe for a scalable quantum computing architecture
• Spin and valley-orbit splittings in SiGe/Si heterostructures
• Magnetic field dependence of valley splitting in realistic Si/SiGe quantum wells
• Atomic fluctuations lifting the energy degeneracy in Si/SiGe quantum dots
• Blueprint of a scalable spin qubit shuttle device for coherent mid-range qubit transfer in disordered Si/SiGe/SiO${}_2$
• The SpinBus Architecture: Scaling Spin Qubits with Electron Shuttling
• Practical Strategies for Enhancing the Valley Splitting in Si/SiGe Quantum Wells
• Shuttling an electron spin through a silicon quantum dot array
• Assessment of error variation in high-fidelity two-qubit gates in silicon
• Si/SiGe QuBus for single electron information-processing devices with memory and micron-scale connectivity function
• Spin-EPR-pair separation by conveyor-mode single electron shuttling in Si/SiGe
• High-fidelity single-spin shuttling in silicon
• Strategies for enhancing spin-shuttling fidelities in Si/SiGe quantum wells with random-alloy disorder
• Towards early fault tolerance on a 2$\times$N array of qubits equipped with shuttling
• Decoherence of electron spin qubit during transfer between two semiconductor quantum dots at low magnetic fields