Unveiling the impact of the bias-dependent charge neutrality point on graphene-based multi-transistor applications
arXiv:2105.06698 · doi:10.1088/2632-959X/abfdd0
Abstract
The Dirac voltage of a graphene field-effect transistor (GFET) stands for the gate bias that sets the charge neutrality condition in the channel, thus resulting in a minimum conductivity. Controlling its dependence on the terminal biases is crucial for the design and optimization of radio-frequency applications based on multiple GFETs. However, the previous analysis of such dependence carried out for a single device can lead to confusion and if not properly understood could result in circuit designs with poor performance. The control of the Dirac point shift (DPS) is particularly important for the deployment of graphene-based differential circuit topologies where keeping a strict symmetry between the electrical balanced branches is crucial for exploiting the advantages of such topologies. This note sheds light on the impact of terminal biases on the DPS in a real device and sets a rigorous methodology to control it so to eventually optimize and exploit the performance of radio-frequency applications based on GFETs.
arXiv comment7 pages, 3 figures, 1 table
References in corpus (13)
- The electronic properties of graphene
- A Graphene Field-Effect Device
- The role of contact resistance in graphene field-effect devices
- Drain Voltage Scaling in Carbon Nanotube Transistors
- Dual Gate Graphene FETs with fT of 50 GHz
- A physics based model of gate tunable metal-graphene contact resistance benchmarked against experimental data
- Large-Signal Model of Graphene Field-Effect Transistors -- Part I: Compact Modeling of GFET Intrinsic Capacitances
- Short channel effects in graphene-based field effect transistors targeting radio-frequency applications
- Large-Signal Model of Graphene Field-Effect Transistors -- Part II: Circuit Performance Benchmarking
- Flexible One-Dimensional Metal-Insulator-Graphene Diode
- Dependable contact related parameter extraction in graphene-metal junctions
- GFET Asymmetric Transfer Response Analysis through Access Region Resistances
- Contact resistance extraction of graphene FET technologies based on individual device characterization