Tailoring potentials by simulation-aided design of gate layouts for spin qubit applications

Abstract

Gate-layouts of spin qubit devices are commonly adapted from previous successful devices. As qubit numbers and the device complexity increase, modelling new device layouts and optimizing for yield and performance becomes necessary. Simulation tools from advanced semiconductor industry need to be adapted for smaller structure sizes and electron numbers. Here, we present a general approach for electrostatically modelling new spin qubit device layouts, considering gate voltages, heterostructures, reservoirs and an applied source-drain bias. Exemplified by a specific potential, we study the influence of each parameter. We verify our model by indirectly probing the potential landscape of two design implementations through transport measurements. We use the simulations to identify critical design areas and optimize for robustness with regard to influence and resolution limits of the fabrication process.

arXiv comment10 pages, 6 figures

References in corpus (33)

• Electron transport through double quantum dots
• An addressable quantum dot qubit with fault-tolerant control fidelity
• A >99.9%-fidelity quantum-dot spin qubit with coherence limited by charge noise
• A programmable two-qubit quantum processor in silicon
• Interfacing spin qubits in quantum dots and donors - hot, dense and coherent
• Electrically driven single electron spin resonance in a slanting Zeeman field
• Quantum CNOT Gate for Spins in Silicon
• Computing with spin qubits at the surface code error threshold
• Fast universal quantum control above the fault-tolerance threshold in silicon
• Universal control of a six-qubit quantum processor in silicon
• Silicon CMOS architecture for a spin-based quantum computer
• Fast two-qubit logic with holes in germanium
• A Crossbar Network for Silicon Quantum Dot Qubits
• Spin transport and quasi 2D architectures for donor-based quantum computing
• Precision tomography of a three-qubit donor quantum processor in silicon
• A singlet triplet hole spin qubit in planar Ge
• Benchmarking Gate Fidelities in a Si/SiGe Two-Qubit Device
• Low-frequency spin qubit detuning noise in highly purified ${}^{28}$Si/SiGe
• Single-Spin CCD
• Conveyor-mode single-electron shuttling in Si/SiGe for a scalable quantum computing architecture
• Radio-frequency detected fast charge sensing in undoped silicon quantum dots
• Single-shot measurement of triplet-singlet relaxation in a Si/SiGe double quantum dot
• Large, tunable valley splitting and single-spin relaxation mechanisms in a Si/Si${}_x$Ge${}_{1-x}$ quantum dot
• Coherent long-distance displacement of individual electron spins
• Rapid high-fidelity spin state readout in Si/SiGe quantum dots via radio-frequency reflectometry
• Blueprint of a scalable spin qubit shuttle device for coherent mid-range qubit transfer in disordered Si/SiGe/SiO${}_2$
• High fidelity state preparation, quantum control, and readout of an isotopically enriched silicon spin qubit
• Valley splittings in Si/SiGe quantum dots with a germanium spike in the silicon well
• Palladium gates for reproducible quantum dots in silicon
• Quantum dots with split enhancement gate tunnel barrier control
• Single charge sensing and transport in double quantum dots fabricated from commercially grown Si/SiGe heterostructures
• Unveiling the charge distribution of a GaAs-based nanoelectronic device: A large experimental data-set approach
• Calculation of tunnel-couplings in open gate-defined disordered quantum dot systems

Cited by in corpus (4)

• The SpinBus Architecture: Scaling Spin Qubits with Electron Shuttling
• Sensing dot with high output swing for scalable baseband readout of spin qubits
• Differentiable master equation solver for quantum device characterisation
• Numerical simulation of coherent spin-shuttling in a QuBus with charged defects