Charge State Hysteresis in Semiconductor Quantum Dots

Abstract

Semiconductor quantum dots provide a two-dimensional analogy for real atoms and show promise for the implementation of scalable quantum computers. Here, we investigate the charge configurations in a silicon metal-oxide-semiconductor double quantum dot tunnel coupled to a single reservoir of electrons. By operating the system in the few-electron regime, the stability diagram shows hysteretic tunnelling events that depend on the history of the dots charge occupancy. We present a model which accounts for the observed hysteretic behaviour by extending the established description for transport in double dots coupled to two reservoirs. We demonstrate that this type of device operates like a single-electron memory latch.

6 pages, 3 figures

References in corpus (18)

• Spins in few-electron quantum dots
• Electron transport through double quantum dots
• Single-shot read-out of an individual electron spin in a quantum dot
• Silicon Quantum Electronics
• Prospects for Spin-Based Quantum Computing
• Charge-qubit operation of an isolated double quantum dot
• Single-electron current sources: towards a refined definition of ampere
• Single-shot readout of electron spin states in a quantum dot using spin-dependent tunnel rates
• Spin-valley lifetimes in a silicon quantum dot with tunable valley splitting
• Tunable spin-selective loading of a silicon spin qubit
• Observation of the single-electron regime in a highly tunable silicon quantum dot
• GaAs Quantum Dot Thermometry Using Direct Transport and Charge Sensing
• Dynamically controlled charge sensing of a few-electron silicon quantum dot
• Orbital and valley state spectra of a few-electron silicon quantum dot
• Decoherence of charge qubit coupled to interacting background charges
• Electron temperature in electrically isolated Si double quantum dots
• Coulomb interaction and valley-orbit coupling in Si quantum dots
• Charge Detection in Phosphorus-doped Silicon Double Quantum Dots

Cited by in corpus (19)

• A Two Qubit Logic Gate in Silicon
• A four-qubit germanium quantum processor
• Single-Spin CCD
• Loading a quantum-dot based "Qubyte" register
• Integrated silicon qubit platform with single-spin addressability, exchange control and robust single-shot singlet-triplet readout
• High-fidelity single-shot readout for a spin qubit via an enhanced latching mechanism
• Single-shot single-gate RF spin readout in silicon
• Nanosecond-timescale spin transfer using individual electrons in a quadruple-quantum-dot device
• A double quantum dot memristor
• Impact of valley phase and splitting on readout of silicon spin qubits
• Real-time two-axis control of a spin qubit
• Single spin qubit geometric gate in a silicon quantum dot
• Single-electron occupation in quantum dot arrays at selectable plunger gate voltage
• Gigahertz Single-Electron Pumping Mediated by Parasitic States
• Tunable interdot coupling in few-electron bilayer graphene double quantum dots
• Balancing coherent and dissipative dynamics in a central-spin system
• An elongated quantum dot as a distributed charge sensor
• Gate-based spin readout of hole quantum dots with site-dependent $g-$factors
• A SWAP Gate for Spin Qubits in Silicon