Self-aligned graphene field-effect transistors with polyethyleneimine doped source/drain access regions
arXiv:1210.5535 · doi:10.1063/1.4765658
Abstract
We report a method of fabricating self-aligned, top-gated graphene field-effect transistors (GFETs) employing polyethyleneimine spin-on-doped source/drain access regions, resulting in a 2X reduction of access resistance and a 2.5X improvement in device electrical characteristics, over undoped devices. The GFETs on Si/SiO substrates have high carrier mobilities of up to 6,300 cm/Vs. Self-aligned spin-on-doping is applicable to GFETs on arbitrary substrates, as demonstrated by a 3X enhancement in performance for GFETs on insulating quartz substrates, which are better suited for radio frequency applications.
5 pages, 5 figures
References in corpus (12)
- Electric Field Effect in Atomically Thin Carbon Films
- The electronic properties of graphene
- Electrochemically Top Gated Graphene: Monitoring Dopants by Raman Scattering
- Raman scattering from high frequency phonons in supported n-graphene layer films
- Realization of a High Mobility Dual-gated Graphene Field Effect Transistor with Al2O3 Dielectric
- Raman Fingerprint of Charged Impurities in Graphene
- Chemical Doping and Electron-Hole Conduction Asymmetry in Graphene Devices
- Transport properties of graphene in the high-current limit
- Coulomb Drag of Massless Fermions in Graphene
- Dual Gate Graphene FETs with fT of 50 GHz
- Ultimate RF Performance Potential of Carbon Electronics
- Substrate Gating of Contact Resistance in Graphene Transistors