CMOS on-chip thermometry at deep cryogenic temperatures
arXiv:2308.00392 · doi:10.1063/5.0190040
Abstract
Accurate on-chip temperature sensing is critical for the optimal performance of modern CMOS integrated circuits (ICs), to understand and monitor localized heating around the chip during operation. The development of quantum computers has stimulated much interest in ICs operating a deep cryogenic temperatures (typically 0.01 - 4 K), in which the reduced thermal conductivity of silicon and silicon oxide, and the limited cooling power budgets make local on-chip temperature sensing even more important. Here, we report four different methods for on-chip temperature measurements native to complementary metal-oxide-semiconductor (CMOS) industrial fabrication processes. These include secondary and primary thermometry methods and cover conventional thermometry structures used at room temperature as well as methods exploiting phenomena which emerge at cryogenic temperatures, such as superconductivity and Coulomb blockade. We benchmark the sensitivity of the methods as a function of temperature and use them to measure local excess temperature produced by on-chip heating elements. Our results demonstrate thermometry methods that may be readily integrated in CMOS chips with operation from the milliKelivin range to room temperature.
References in corpus (22)
- Surface codes: Towards practical large-scale quantum computation
- Silicon Quantum Electronics
- Energy Dissipation and Transport in Nanoscale Devices
- Suppressing quantum errors by scaling a surface code logical qubit
- Universal control of a six-qubit quantum processor in silicon
- The Future of Quantum Computing with Superconducting Qubits
- Cryogenic Control Architecture for Large-Scale Quantum Computing
- CMOS-based cryogenic control of silicon quantum circuits
- Scaling silicon-based quantum computing using CMOS technology: State-of-the-art, Challenges and Perspectives
- High-speed programmable photonic circuits in a cryogenically compatible, visible-NIR 200 mm CMOS architecture
- Quantum computation with realistic magic state factories
- Cryogenic Trapped-Ion System for Large Scale Quantum Simulation
- Probing quantum devices with radio-frequency reflectometry
- A simple and controlled single electron transistor based on doping modulation in silicon nanowires
- Cryogenic setup for trapped ion quantum computing
- Radio-frequency capacitive gate-based sensing
- A CMOS dynamic random access architecture for radio-frequency readout of quantum devices
- Primary thermometry triad at 6 mK in mesoscopic circuits
- GaAs Quantum Dot Thermometry Using Direct Transport and Charge Sensing
- Primary thermometry of a single reservoir using cyclic electron tunneling in a CMOS transistor
- Non-galvanic calibration and operation of a quantum dot thermometer
- Challenges in Scaling-up the Control Interface of a Quantum Computer
Cited by in corpus (6)
- Rapid cryogenic characterisation of 1024 integrated silicon quantum dots
- Method for efficient large-scale cryogenic characterization of CMOS technologies
- Measurement of cryoelectronics heating using a local quantum dot thermometer in silicon
- An Integrated Deep-Cryogenic Temperature Sensor in CMOS Technology for Quantum Computing Applications
- Real-time milli-Kelvin thermometry in a semiconductor qubit architecture
- Effects of the thin-film thickness on superconducting NbTi microwave resonators for on-chip cryogenic thermometry