A nanogapped hysteresis-free field-effect transistor
arXiv:2306.15690 · doi:10.1063/5.0097673
Abstract
We propose a semi-suspended device structure and construct nanogapped, hysteresis-free field-effect transistors (FETs), based on the van der Waals stacking technique. The structure, which features a semi-suspended channel above a submicron-long wedge-like nanogap, is fulfilled by transferring ultraclean BN-supported MoS channels directly onto dielectric-spaced vertical source/drain stacks. Electronic characterization and analyses reveal a high overall device quality, including ultraclean channel interfaces, negligible electrical scanning hysteresis, and Ohmic contacts in the structures. The unique hollow FET structure holds the potential for exploiting reliable electronics, as well as nanofluid and pressure sensors.
arXiv comment22 pages, 4 figures, with SI
References in corpus (9)
- Charge transport and mobility engineering in two-dimensional transition metal chalcogenide semiconductors
- Improved Contacts to MoS2 Transistors by Ultra-High Vacuum Metal Deposition
- Towards barrier free contact to MoS2 using graphene electrodes
- Thickness Scaling Effect on Interfacial Barrier and Electrical Contact to Two-Dimensional MoS2 Layers
- Highly sensitive electromechanical piezoresistive pressure sensors based on large-area layered PtSe films
- Ultralow Schottky Barriers in hBN-Encapsulated Monolayer WSe Tunnel Field-Effect Transistors
- Enhanced Logic Performance with Semiconducting Bilayer Graphene Channels
- Clean BN encapsulated 2D FETs with lithography compatible contacts
- A nanogapped hysteresis-free field-effect transistor