Characterization of the Intrinsic and Extrinsic Resistances of a Microwave Graphene FET Under Zero Transconductance Conditions

Abstract

Graphene field-effect transistors exhibit negligible transconductance under two scenarios: for any gate-to-source voltage when the drain-to-source voltage is set to zero, and for an arbitrary drain-to-source voltage provided that the gate-to-source voltage equals the Dirac voltage. Hence, extracting the channel and the parasitic series resistances from S-parameters under these conditions enables analyzing their dependence on the gate and drain biases. This is fundamental to assess the portion of the output resistance that is controlled by the gate. Besides, the drain bias dependence of the drain and source resistances is also evidenced. Within the proposal, resistive components accounting for the lossy nature of the gate capacitance are incorporated into the model, which exhibits a broadband correlation with experimental data. This avoids the series resistances to be considered as frequency dependent in the model.

References in corpus (5)

• Dependable contact related parameter extraction in graphene-metal junctions
• Zero Bias Power Detector Circuits based on MoS${}_2$ Field Effect Transistors on Wafer-Scale Flexible Substrates
• GFET Asymmetric Transfer Response Analysis through Access Region Resistances
• A small-signal GFET equivalent circuit considering an explicit contribution of contact resistances
• An extraction method for mobility degradation and contact resistance of graphene transistors