Blocking transition of interface traps in MoS-on-SiO FETs
arXiv:2303.13902 · doi:10.1103/PhysRevB.108.195411
Abstract
Electrical conductivity with gate-sweep in a few layer MoS-on-SiO field-effect-transistor shows an abrupt reduction in hysteresis when cooled. The hysteresis and time dependent conductivity of the MoS channel are modeled using the dynamics of interface traps' occupancy. The reduction in hysteresis is found to be steepest at a blocking temperature near 225 K. This is attributed to the interplay between thermal and barrier energies and fitted using a distribution of the latter. Further, the charge stored in the blocked traps is programmed at low temperatures by cooling under suitable gate voltage. Thus the threshold gate-voltage in nearly non-hysteretic devices at 80 K temperature is reversibly controlled over a wide range.
arXiv comment14 pages, 13 figures
References in corpus (12)
- Atomically thin MoS2: A new direct-gap semiconductor
- Anomalous Lattice Vibrations of Single and Few-Layer MoS2
- Control of valley polarization in monolayer MoS2 by optical helicity
- Channel Length Scaling of MoS2 MOSFETs
- Light Generation and Harvesting in a Van der Waals Heterostructure
- A microprocessor based on a two-dimensional semiconductor
- Optical identification of atomically thin dichalcogenide crystals
- Electrical transport properties of graphene on SiO2 with specific surface structures
- Shubnikov-de Haas oscillations of high mobility holes in monolayer and bilayer WSe: Landau level degeneracy, effective mass, and negative compressibility
- MoS2 Transistors Operating at Gigahertz Frequencies
- Carrier statistics and quantum capacitance effects on mobility extraction in two-dimensional crystal semiconductor field-effect transistors
- Identification of two trapping mechanisms responsible of the threshold voltage variation in SiO/4H-SiC MOSFETs