Ion traps fabricated in a CMOS foundry
arXiv:1406.3643 · doi:10.1063/1.4892061
Abstract
We demonstrate trapping in a surface-electrode ion trap fabricated in a 90-nm CMOS (complementary metal-oxide-semiconductor) foundry process utilizing the top metal layer of the process for the trap electrodes. The process includes doped active regions and metal interconnect layers, allowing for co-fabrication of standard CMOS circuitry as well as devices for optical control and measurement. With one of the interconnect layers defining a ground plane between the trap electrode layer and the p-type doped silicon substrate, ion loading is robust and trapping is stable. We measure a motional heating rate comparable to those seen in surface-electrode traps of similar size. This is the first demonstration of scalable quantum computing hardware, in any modality, utilizing a commercial CMOS process, and it opens the door to integration and co-fabrication of electronics and photonics for large-scale quantum processing in trapped-ion arrays.
arXiv comment4 pages, 3 figures
References in corpus (14)
- Towards fault-tolerant quantum computing with trapped ions
- High threshold universal quantum computation on the surface code
- A microfabricated surface-electrode ion trap for scalable quantum information processing
- High-fidelity readout of trapped-ion qubits
- Suppression of Heating Rates in Cryogenic Surface-Electrode Ion Traps
- Single-qubit-gate error below 10^-4 in a trapped ion
- Reliable transport through a microfabricated X-junction surface-electrode ion trap
- Two-dimensional ion trap lattice on a microchip
- Heating rate and electrode charging measurements in a scalable, microfabricated, surface-electrode ion trap
- Loading of a surface-electrode ion trap from a remote, precooled source
- Microwave Near-Field Quantum Control of Trapped Ions
- In-Vacuum Active Electronics for Microfabricated Ion Traps
- Modular cryostat for ion trapping with surface-electrode ion traps
- Microfabrication techniques for trapped ion quantum information processing
Cited by in corpus (30)
- Trapped-Ion Quantum Computing: Progress and Challenges
- Ion-trap measurements of electric-field noise near surfaces
- Integrated multi-wavelength control of an ion qubit
- Integrated optical multi-ion quantum logic
- Integrated optical addressing of an ion qubit
- Engineering of Microfabricated Ion Traps and Integration of Advanced On-Chip Features
- Analog Quantum Simulation of (1+1)D Lattice QED with Trapped Ions
- Precise and diffraction-limited waveguide-to-free-space focusing gratings
- Chip-integrated voltage sources for control of trapped ions
- How to wire a 1000-qubit trapped ion quantum computer
- Cryogenic silicon surface ion trap
- Scalable Loading of a Two-Dimensional Trapped-Ion Array
- Oscillating magnetic field effects in high precision metrology
- Parallel transport quantum logic gates with trapped ions
- Penning micro-trap for quantum computing
- Two-dimensional linear trap array for quantum information processing
- Scalable, high-fidelity all-electronic control of trapped-ion qubits
- Scalable arrays of micro-Penning traps for quantum computing and simulation
- Industrially Microfabricated Ion Trap with 1 eV Trap Depth
- Coherent rotations of qubits within a multi-species ion-trap quantum computer
- Technologies for trapped-ion quantum information systems
- Coherent control for qubit state readout
- Optimization and implementation of a surface-electrode ion trap junction
- Method for efficient large-scale cryogenic characterization of CMOS technologies
- An ion trap built with photonic crystal fibre technology
- Photo-induced charge carrier dynamics in a semiconductor-based ion trap investigated via motion-sensitive qubit transitions
- Ablation loading of barium ions into a surface electrode trap
- Roadmap on Integrated Quantum Photonics
- Ion trap with gold-plated alumina: substrate and surface characterization
- Test and characterization of multilayer ion traps on fused silica