Implications of Electronics Constraints for Solid-State Quantum Error Correction and Quantum Circuit Failure Probability

Abstract

In this paper we present the impact of classical electronics constraints on a solid-state quantum dot logical qubit architecture. Constraints due to routing density, bandwidth allocation, signal timing, and thermally aware placement of classical supporting electronics significantly affect the quantum error correction circuit's error rate. We analyze one level of a quantum error correction circuit using nine data qubits in a Bacon-Shor code configured as a quantum memory. A hypothetical silicon double quantum dot quantum bit (qubit) is used as the fundamental element. A pessimistic estimate of the error probability of the quantum circuit is calculated using the total number of gates and idle time using a provably optimal schedule for the circuit operations obtained with an integer program methodology. The micro-architecture analysis provides insight about the different ways the electronics impact the circuit performance (e.g., extra idle time in the schedule), which can significantly limit the ultimate performance of any quantum circuit and therefore is a critical foundation for any future larger scale architecture analysis.

10 pages, 7 figures, 3 tables

References in corpus (27)

• Driven coherent oscillations of a single electron spin in a quantum dot
• Quantum Computing with Very Noisy Devices
• Coherent control of a single electron spin with electric fields
• Control of quantum phenomena: Past, present, and future
• Operator Quantum Error Correcting Subsystems for Self-Correcting Quantum Memories
• Electron Spin-Relaxation Times of Phosphorus Donors in Silicon
• Universal quantum control of two-electron spin quantum bits using dynamic nuclear polarization
• Active stabilisation, quantum computation and quantum state synthesis
• Spin transport and quasi 2D architectures for donor-based quantum computing
• Bang-bang control of fullerene qubits using ultra-fast phase gates
• Charge fluctuation induced dephasing of exchange coupled spin qubits
• Tunable spin-selective loading of a silicon spin qubit
• Coherence of Spin Qubits in Silicon
• Measurement of the Spin Relaxation Time of Single Electrons in a Silicon MOS-Based Quantum Dot
• Dephasing of Si spin qubits due to charge noise
• Optimal control of quantum gates and suppression of decoherence in a system of interacting two-level particles
• Charge sensing and controllable tunnel coupling in a Si/SiGe double quantum dot
• Exchange coupling in silicon quantum dots: Theoretical considerations for quantum computation
• Observation of the single-electron regime in a highly tunable silicon quantum dot
• Enhancement mode double top gated MOS nanostructures with tunable lateral geometry
• Electrostically defined few-electron double quantum dot in silicon
• Threshold Error Penalty for Fault Tolerant Computation with Nearest Neighbour Communication
• Environment-invariant measure of distance between evolutions of an open quantum system
• Implications of Simultaneous Requirements for Low Noise Exchange Gates in Double Quantum Dots
• Spin relaxation and coherence times for electrons at the Si/SiO2 interface
• Bang-Bang control of a qubit coupled to a quantum critical spin bath
• Charge sensing in enhancement mode double-top-gated metal-oxide-semiconductor quantum dots

Cited by in corpus (5)

• Layered architecture for quantum computing
• Tuning methods for semiconductor spin--qubits
• Optimized pulses for the control of uncertain qubits
• Configuration interaction calculations of the controlled phase gate in double quantum dot qubits
• Voltage controlled exchange energies of a two electron silicon double quantum dot with and without charge defects in the dielectric