A Low-Temperature Atomic Layer Deposition Liftoff Method for Microelectronic and Nanoelectronic Applications

Abstract

We report a novel method for depositing patterned dielectric layers with sub-micron features using atomic layer deposition (ALD). The patterned films are superior to sputtered or evaporated films in continuity, smoothness, conformality, and minimum feature size. Films were deposited at 100-150C using several different precursors and patterned using either PMMA or photoresist. The low deposition temperature permits uniform film growth without significant outgassing or hardbaking of resist layers. A liftoff technique presented here gives sharp step edges with edge roughness as low as ~10 nm. We also measure dielectric constants (k) and breakdown fields for the high-k materials aluminum oxide (k ~ 8-9), hafnium oxide (k ~ 16-19) and zirconium oxide (k ~ 20-29), grown under similar low temperature conditions.

related papers available at http://marcuslab.harvard.edu

Cited by in corpus (14)

• Superconductor-Nanowire Devices from Tunneling to the Multichannel Regime: Zero-Bias Oscillations and Magnetoconductance Crossover
• Self-Aligned Ballistic Molecular Transistors and Electrically Parallel Nanotube Arrays
• High Performance N-Type Carbon Nanotube Field Effect Transistors with Chemically Doped Contacts
• The Deposition of High-Quality HfO2 on Graphene and the Effect of Remote Oxide Phonon Scattering
• Electronic transport in locally gated graphene nanoconstrictions
• Record Maximum Oscillation Frequency in C-face Epitaxial Graphene Transistors
• Curie temperature versus hole concentration in field-effect structures of Ga1-xMnxAs
• Digital resonance tuning of high-Q/Vm silicon photonic crystal nanocavities by atomic layer deposition
• Local gating of carbon nanotubes
• Electrostatic Modulation of the Superfluid Density in a Ultrathin La2-xSrxCuO4 Film
• Possible charge-density-wave signatures in the anomalous resistivity of Li-intercalated multilayer MoS2
• Performance of high impedance resonators in dirty dielectric environments
• Wet Scandium Etching for hard mask formation on a silicon substrate
• Etching-free dual-lift-off for direct patterning of epitaxial oxide thin films