TSV-integrated Surface Electrode Ion Trap for Scalable Quantum Information Processing

Abstract

In this study, we report the first Cu-filled through silicon via (TSV) integrated ion trap. TSVs are placed directly underneath electrodes as vertical interconnections between ion trap and a glass interposer, facilitating the arbitrary geometry design with increasing electrodes numbers and evolving complexity. The integration of TSVs reduces the form factor of ion trap by more than 80%, minimizing parasitic capacitance from 32 to 3 pF. A low RF dissipation is achieved in spite of the absence of ground screening layer. The entire fabrication process is on 12-inch wafer and compatible with established CMOS back end process. We demonstrate the basic functionality of the trap by loading and laser-cooling single 88Sr+ ions. It is found that both heating rate (17 quanta/ms for an axial frequency of 300 kHz) and lifetime (~30 minutes) are comparable with traps of similar dimensions. This work pioneers the development of TSV-integrated ion traps, enriching the toolbox for scalable quantum computing.

References in corpus (6)

• A microfabricated surface-electrode ion trap for scalable quantum information processing
• Simplified motional heating rate measurements of trapped ions
• Fluorescence during Doppler cooling of a single trapped atom
• Measuring anomalous heating in a planar ion trap with variable ion-surface separation
• Ball-grid array architecture for microfabricated ion traps
• Cryogenic silicon surface ion trap