Hardware emulation of stochastic p-bits for invertible logic

Abstract

The common feature of nearly all logic and memory devices is that they make use of stable units to represent 0's and 1's. A completely different paradigm is based on three-terminal stochastic units which could be called "p-bits", where the output is a random telegraphic signal continuously fluctuating between 0 and 1 with a tunable mean. p-bits can be interconnected to receive weighted contributions from others in a network, and these weighted contributions can be chosen to not only solve problems of optimization and inference but also to implement precise Boolean functions in an inverted mode. This inverted operation of Boolean gates is particularly striking: They provide inputs consistent to a given output along with unique outputs to a given set of inputs. The existing demonstrations of accurate invertible logic are intriguing, but will these striking properties observed in computer simulations carry over to hardware implementations? This paper uses individual micro controllers to emulate p-bits, and we present results for a 4-bit ripple carry adder with 48 p-bits and a 4-bit multiplier with 46 p-bits working in inverted mode as a factorizer. Our results constitute a first step towards implementing p-bits with nano devices, like stochastic Magnetic Tunnel Junctions.

References in corpus (6)

• Stochastic p-bits for Invertible Logic
• Intrinsic optimization using stochastic nanomagnets
• Non-perturbative k-body to two-body commuting conversion Hamiltonians and embedding problem instances into Ising spins
• Low Barrier Nanomagnets as p-bits for Spin Logic
• A building block for hardware belief networks
• Analog-to-Stochastic Converter Using Magnetic Tunnel Junction Devices for Vision Chips

Cited by in corpus (31)

• p-Bits for Probabilistic Spin Logic
• A full-stack view of probabilistic computing with p-bits: devices, architectures and algorithms
• Energy-efficient stochastic computing with superparamagnetic tunnel junctions
• CMOS + stochastic nanomagnets: heterogeneous computers for probabilistic inference and learning
• Implementing Bayesian Networks with Embedded Stochastic MRAM
• Weighted p-bits for FPGA implementation of probabilistic circuits
• Efficient CMOS Invertible Logic Using Stochastic Computing
• Low Barrier Magnet Design for Efficient Hardware Binary Stochastic Neurons
• Autonomous Probabilistic Coprocessing with Petaflips per Second
• Training Deep Boltzmann Networks with Sparse Ising Machines
• Scalable Emulation of Sign-Problem$-$Free Hamiltonians with Room Temperature p-bits
• Is stochastic thermodynamics the key to understanding the energy costs of computation?
• Experimental demonstration of an integrated on-chip p-bit core utilizing stochastic Magnetic Tunnel Junctions and 2D-MoS2 FETs
• Double Free-Layer Magnetic Tunnel Junctions for Probabilistic Bits
• Hardware Design for Autonomous Bayesian Networks
• Low Barrier Nanomagnet Design for Binary Stochastic Neurons: Design Challenges for Real Nanomagnets with Fabrication Defects
• Probabilistic-Bits based on Ferroelectric Field-Effect Transistors for Stochastic Computing
• Magnetization reversal in bent nanofibers of different cross-sections
• Tunneling current-controlled spin states in few-layer van der Waals magnets
• Enhanced Convergence in p-bit Based Simulated Annealing with Partial Deactivation for Large-Scale Combinatorial Optimization Problems
• Analog Signal Processing Using Stochastic Magnets
• Electrically programmable magnetic coupling in an Ising network exploiting solid-state ionic gating
• Nanomagnetic Boolean Logic -- The Tempered (and Realistic) Vision
• Noise-augmented Chaotic Ising Machines for Combinatorial Optimization and Sampling
• Equivalent Circuit for Magnetoelectric Read and Write Operations
• Superior probabilistic computing using operationally stable probabilistic-bit constructed by manganite nanowire
• GPU-accelerated simulated annealing based on p-bits with real-world device-variability modeling
• Demonstration of a strain-mediated magnetoelectric write and read unit in a Co60Fe20B20/ Pb(Mg1/3Nb2/3)0.7Ti0.3O3 heterostructure
• pc-COP: An Efficient and Configurable 2048-p-Bit Fully-Connected Probabilistic Computing Accelerator for Combinatorial Optimization
• Ground-State Probabilistic Logic with the Simplest Binary Energy Landscape for Probabilistic Computing
• Predicting sampling advantage of stochastic Ising Machines for Quantum Simulations