Ground-State Probabilistic Logic with the Simplest Binary Energy Landscape for Probabilistic Computing
arXiv:2311.00410 · doi:10.1038/s41598-024-65676-z
Abstract
We investigate the ground-state probabilistic logic based on a binary energy landscape (GSPL-BEL) model, implementing the many-body interactions within Ising model cells. The GSPL-BEL model offers a simplified binary energy landscape, enabling the conversion of traditional CMOS-based logic into a probabilistic graphical representation based on desired truth tables. Stochastic Ising cells, coupled with generic probabilistic devices exhibiting sigmoidal electrical responses, serve as the building blocks of the GSPL-BEL. Multi-body interactions are realized through cascaded CMOS-based XNOR gates and a passive resistor network. Through circuit simulations of three-node, four-node, and five-node systems, the functionality of the GSPL-BEL model is verified in forward, reverse, and partial-reverse operating modes, and applied to various arithmetic tasks. The many-body effect provides additional degrees of freedom in describing the system's energy function, resulting in distinct energy levels for valid and invalid states. This observation is supported by the binarized probability distribution observed in the steady state of the probabilistic circuits. Furthermore, compared to conventional combinatorial logic circuits, the GSPL-BEL-based circuit design requires a minimal number of probabilistic devices, as demonstrated in the invertible multiplier/integer factorizer circuit. These findings highlight the potential of the GSPL-BEL model for future high-performance logic circuit designs leveraging probabilistic devices.
arXiv commentSubmitted to Physical Review Research
References in corpus (24)
- Intrinsic optimization using stochastic nanomagnets
- Massively Parallel Probabilistic Computing with Sparse Ising Machines
- A full-stack view of probabilistic computing with p-bits: devices, architectures and algorithms
- Demonstration of nanosecond operation in stochastic magnetic tunnel junctions
- Probabilistic computing with p-bits
- Hardware emulation of stochastic p-bits for invertible logic
- Hardware-aware Boltzmann machine learning using stochastic magnetic tunnel junctions
- Low Barrier Nanomagnets as p-bits for Spin Logic
- Roadmap for Unconventional Computing with Nanotechnology
- CMOS + stochastic nanomagnets: heterogeneous computers for probabilistic inference and learning
- Stochastic Spiking Neural Networks Enabled by Magnetic Tunnel Junctions: From Nontelegraphic to Telegraphic Switching Regimes
- Implementing Bayesian Networks with Embedded Stochastic MRAM
- Weighted p-bits for FPGA implementation of probabilistic circuits
- Efficient CMOS Invertible Logic Using Stochastic Computing
- Biasing the quantum vacuum to control macroscopic probability distributions
- Composable Probabilistic Inference Networks Using MRAM-based Stochastic Neurons
- Spintronics-compatible approach to solving maximum satisfiability problems with probabilistic computing, invertible logic and parallel tempering
- Efficient Probabilistic Computing with Stochastic Perovskite Nickelates
- CMOS-compatible Ising and Potts Annealing Using Single Photon Avalanche Diodes
- Hardware Design for Autonomous Bayesian Networks
- Probabilistic-Bits based on Ferroelectric Field-Effect Transistors for Stochastic Computing
- Physics-inspired Ising Computing with Ring Oscillator Activated p-bits
- High Convergence Rates of CMOS Invertible Logic Circuits Based on Many-Body Hamiltonians
- Massively Parallel Continuous Local Search for Hybrid SAT Solving on GPUs