Nanoscale superconducting memory based on the kinetic inductance of asymmetric nanowire loops

Abstract

The demand for low-dissipation nanoscale memory devices is as strong as ever. As Moore's Law is staggering, and the demand for a low-power-consuming supercomputer is high, the goal of making information processing circuits out of superconductors is one of the central goals of modern technology and physics. So far, digital superconducting circuits could not demonstrate their immense potential. One important reason for this is that a dense superconducting memory technology is not yet available. Miniaturization of traditional superconducting quantum interference devices is difficult below a few micrometers because their operation relies on the geometric inductance of the superconducting loop. Magnetic memories do allow nanometer-scale miniaturization, but they are not purely superconducting (Baek et al 2014 Nat. Commun. 5 3888). Our approach is to make nanometer scale memory cells based on the kinetic inductance (and not geometric inductance) of superconducting nanowire loops, which have already shown many fascinating properties (Aprili 2006 Nat. Nanotechnol. 1 15; Hopkins et al 2005 Science 308 1762). This allows much smaller devices and naturally eliminates magnetic-field cross-talk. We demonstrate that the vorticity, i.e., the winding number of the order parameter, of a closed superconducting loop can be used for realizing a nanoscale nonvolatile memory device. We demonstrate how to alter the vorticity in a controlled fashion by applying calibrated current pulses. A reliable read-out of the memory is also demonstrated. We present arguments that such memory can be developed to operate without energy dissipation.

References in corpus (4)

• Magnetic field enhancement of superconductivity in ultra-narrow wires
• Coulomb blockade and Bloch oscillations in superconducting Ti nanowires
• Quantum synchronization and transresistance quantization in superconducting devices
• Formation of Quantum Phase Slip Pairs in Superconducting Nanowires

Cited by in corpus (22)

• Beyond Moore's technologies: operation principles of a superconductor alternative
• Very Large Scale Integration of Josephson-Junction-Based Superconductor Random Access Memories
• A compact superconducting nanowire memory element operated by nanowire cryotrons
• A gate- and flux-controlled supercurrent diode
• A superconducting nanowire spiking element for neural networks
• Josephson thermal memory
• Protected 0-pi states in SIsFS junctions for Josephson memory and logic
• Preliminary demonstration of a persistent Josephson phase-slip memory cell with topological protection
• Asymmetric nanowire SQUID: linear CPR, stochastic switching, and symmetries
• The impact of kinetic inductance on the critical current oscillations of nanobridge SQUIDs
• Limitations of the current-phase relation measurements by an asymmetric dc-SQUID
• Miniaturization of the Superconducting Memory Cell via a Three-Dimensional Nb Nano-Superconducting Quantum Interference Device
• Phase-control of bipolar thermoelectricity in Josephson tunnel junctions
• Supercurrent-Controlled Kinetic Inductance Superconducting Memory
• Bridging the gap between nanowires and Josephson junctions: a superconducting device based on controlled fluxon transfer across nanowires
• Word and bit line operation of a 1x1 μm2 superconducting vortex-based memory
• Metastable states and hidden phase slips in nanobridge SQUIDs
• Asynchronous Reversible Computing Unveiled Using Ballistic Shift Registers
• Geometric Scaling of the Current-Phase Relation of Niobium Nano-Bridge Junctions
• Local tuning of the order parameter in superconducting weak links: A zero-inductance nano device
• Nonvolatile Cryogenic Phase Slip Memory with Single-Shot Readout
• Quantum interference in asymmetric superconducting nanowire loops