A compact superconducting nanowire memory element operated by nanowire cryotrons

Abstract

A superconducting loop stores persistent current without any ohmic loss, making it an ideal platform for energy efficient memories. Conventional superconducting memories use an architecture based on Josephson junctions (JJs) and have demonstrated access times less than 10 ps and power dissipation as low as $10^{-19}$ J. However, their scalability has been slow to develop due to the challenges in reducing the dimensions of JJs and minimizing the area of the superconducting loops. In addition to the memory itself, complex readout circuits require additional JJs and inductors for coupling signals, increasing the overall area. Here, we have demonstrated a superconducting memory based solely on lithographic nanowires. The small dimensions of the nanowire ensure that the device can be fabricated in a dense area in multiple layers, while the high kinetic inductance makes the loop essentially independent of geometric inductance, allowing it to be scaled down without sacrificing performance. The memory is operated by a group of nanowire cryotrons patterned alongside the storage loop, enabling us to reduce the entire memory cell to 3 μm $\times$ 7 μm in our proof-of-concept device. In this work we present the operation principles of a superconducting nanowire memory (nMem) and characterize its bit error rate, speed, and power dissipation.

References in corpus (2)

• Nanoscale superconducting memory based on the kinetic inductance of asymmetric nanowire loops
• Dynamics of superconducting nanowires shunted with an external resistor

Cited by in corpus (18)

• Very Large Scale Integration of Josephson-Junction-Based Superconductor Random Access Memories
• A superconducting nanowire spiking element for neural networks
• Circuit designs for superconducting optoelectronic loop neurons
• On the Role of Out-of-Equilibrium Phonons in Gated Superconducting Switches
• The thermally-coupled imager: A scalable readout architecture for superconducting nanowire single photon detectors
• Preliminary demonstration of a persistent Josephson phase-slip memory cell with topological protection
• SMART: A Heterogeneous Scratchpad Memory Architecture for Superconductor SFQ-based Systolic CNN Accelerators
• Miniaturization of the Superconducting Memory Cell via a Three-Dimensional Nb Nano-Superconducting Quantum Interference Device
• A Superconducting Nanowire Binary Shift Register
• Supercurrent-Controlled Kinetic Inductance Superconducting Memory
• Bridging the gap between nanowires and Josephson junctions: a superconducting device based on controlled fluxon transfer across nanowires
• Superconducting nanowire diode
• Asynchronous Reversible Computing Unveiled Using Ballistic Shift Registers
• Superconductor bistable vortex memory for data storage and in-memory computing
• Attojoule superconducting thermal logic and memories
• Nonvolatile Cryogenic Phase Slip Memory with Single-Shot Readout
• Design and Performance of Parallel-channel Nanocryotrons in Magnetic Fields
• Time-tagging data acquisition system for testing superconducting electronics based on an RFSoC and custom analog frontend