132 citations
- Massachusetts Institute of TechnologyUS4 papers
- University of LübeckDE4 papers
- University of WashingtonUS4 papers
- Assumption CollegeUS3 papers
- Lehigh UniversityUS3 papers
- University of California San DiegoUS3 papers
- University of IowaUS3 papers
- University of MichiganUS3 papers
- University of Southern MississippiUS3 papers
- Virginia TechUS3 papers
- Alibaba Group (China)CN2 papers
- California University of PennsylvaniaUS2 papers
6 papers · 2 filters
TPM-FAIL: TPM meets Timing and Lattice Attacks
Daniel Moghimi, Berk Sunar, Thomas Eisenbarth +1
Trusted Platform Module (TPM) serves as a hardware-based root of trust that protects cryptographic keys from privileged system and physical adversaries. In this work, we perform a…
DRAB-LOCUS: An Area-Efficient AES Architecture for Hardware Accelerator Co-Location on FPGAs
Jacob T. Grycel, Robert J. Walls
Advanced Encryption Standard (AES) implementations on Field Programmable Gate Arrays (FPGA) commonly focus on maximizing throughput at the cost of utilizing high volumes of FPGA sl…
ZombieLoad: Cross-Privilege-Boundary Data Sampling
Michael Schwarz, Moritz Lipp, Daniel Moghimi +4
In early 2018, Meltdown first showed how to read arbitrary kernel memory from user space by exploiting side-effects from transient instructions. While this attack has been mitigate…
Credential Masquerading and OpenSSL Spy: Exploring ROS 2 using DDS security
Vincenzo DiLuoffo, William R. Michalson, Berk Sunar
The trend toward autonomous robot deployments is on an upward growth curve. These robots are undertaking new tasks and are being integrated into society. Examples of this trend are…
RELOAD+REFRESH: Abusing Cache Replacement Policies to Perform Stealthy Cache Attacks
Samira Briongos, Pedro Malagón, José M. Moya +1
Caches have become the prime method for unintended information extraction across logical isolation boundaries. Even Spectre and Meltdown rely on the cache side channel, as it provi…
SPOILER: Speculative Load Hazards Boost Rowhammer and Cache Attacks
Saad Islam, Ahmad Moghimi, Ida Bruhns +4
Modern microarchitectures incorporate optimization techniques such as speculative loads and store forwarding to improve the memory bottleneck. The processor executes the load specu…