Designing Extremely Low-Power Topological Transistors with 1T'-MoS2 and HZO for Cryogenic Applications

Abstract

Large-scale quantum computing requires cryogenic electronic controllers such as control/readout circuit and routing circuit. However, current technologies face high power dissipation problems, hindering large-scale qubit integration. Here, we theoretically propose extremely low-power cryogenic topological transistors, i.e., negative-capacitance topological insulator field-effect transistors (NC-TIFETs). By combining a gate-field-induced two-dimensional 1T'-Molybdenum Disulfide (MoS${}_2$) topological channel with a hafnium-zirconium oxide (HZO) ferroelectric gate insulator, NC-TIFETs exhibit an extremely steep-slope transfer curve and ultra-high transconductance at low drain voltage ($V_{\mathrm{D}}$). Therefore, NC-TIFETs are the compelling candidate for minimizing power dissipation in the cryogenic electronic interfaces essential for large-scale quantum computing systems.

References in corpus (13)

• Quantum Spin Hall Effect in Graphene
• Supplementary information for "Quantum supremacy using a programmable superconducting processor"
• $Z_2$ Topological Order and the Quantum Spin Hall Effect
• Quantum Spin Hall Effect and Topological Field Effect Transistor in Two-Dimensional Transition Metal Dichalcogenides
• Electrical resistance: an atomistic view
• Ferroelectricity in layered bismuth oxide down to 1 nanometer
• Signature of large-gap quantum spin Hall state in the layered mineral jacutingaite
• Observation of backscattering induced by magnetism in a topological edge state
• Spontaneous breaking of time-reversal symmetry at the edges of 1T' monolayer transition metal dichalcogenides
• Proposal for a Negative Capacitance Topological Quantum Field-Effect Transistor
• Tight-Binding Device Modeling of 2-D Topological Insulator Field-Effect Transistors With Gate-Induced Phase Transition
• First-principles study of metal-graphene edge contact for ballistic Josephson junction
• Trap-Enhanced Steep-Slope Negative-Capacitance FETs Using Amorphous Oxide Semiconductors

Cited by in corpus (1)

• First-principles modeling of electrostatics and transport in 2D topological transistors