Chip-Chat: Challenges and Opportunities in Conversational Hardware Design

Abstract

Modern hardware design starts with specifications provided in natural language. These are then translated by hardware engineers into appropriate Hardware Description Languages (HDLs) such as Verilog before synthesizing circuit elements. Automating this translation could reduce sources of human error from the engineering process. But, it is only recently that artificial intelligence (AI) has demonstrated capabilities for machine-based end-to-end design translations. Commercially-available instruction-tuned Large Language Models (LLMs) such as OpenAI's ChatGPT and Google's Bard claim to be able to produce code in a variety of programming languages; but studies examining them for hardware are still lacking. In this work, we thus explore the challenges faced and opportunities presented when leveraging these recent advances in LLMs for hardware design. Given that these `conversational' LLMs perform best when used interactively, we perform a case study where a hardware engineer co-architects a novel 8-bit accumulator-based microprocessor architecture with the LLM according to real-world hardware constraints. We then sent the processor to tapeout in a Skywater 130nm shuttle, meaning that this `Chip-Chat' resulted in what we believe to be the world's first wholly-AI-written HDL for tapeout.

arXiv comment6 pages, 8 figures. Accepted in 2023 ACM/IEEE 5th Workshop on Machine Learning for CAD (MLCAD)

References in corpus (2)

• Evaluating Large Language Models Trained on Code
• DAVE: Deriving Automatically Verilog from English

Cited by in corpus (13)

• RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution
• LLM for SoC Security: A Paradigm Shift
• ADO-LLM: Analog Design Bayesian Optimization with In-Context Learning of Large Language Models
• Mulsemedia Communication Research Challenges for Metaverse in 6G Wireless Systems
• A Multi-Expert Large Language Model Architecture for Verilog Code Generation
• C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
• C2HLSC: Can LLMs Bridge the Software-to-Hardware Design Gap?
• PyraNet: A Multi-Layered Hierarchical Dataset for Verilog
• Chain-of-Descriptions: Improving Code LLMs for VHDL Code Generation and Summarization
• Natural Language to Verilog: Design of a Recurrent Spiking Neural Network using Large Language Models and ChatGPT
• From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification
• Report for NSF Workshop on AI for Electronic Design Automation
• AutoFSM: A Multi-agent Framework for FSM Code Generation with IR and SystemC-Based Testing