The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-ready 1.7GHz 64bit RISC-V Core in 22nm FDSOI Technology

Abstract

The open-source RISC-V ISA is gaining traction, both in industry and academia. The ISA is designed to scale from micro-controllers to server-class processors. Furthermore, openness promotes the availability of various open-source and commercial implementations. Our main contribution in this work is a thorough power, performance, and efficiency analysis of the RISC-V ISA targeting baseline "application class" functionality, i.e. supporting the Linux OS and its application environment based on our open-source single-issue in-order implementation of the 64 bit ISA variant (RV64GC) called Ariane. Our analysis is based on a detailed power and efficiency analysis of the RISC-V ISA extracted from silicon measurements and calibrated simulation of an Ariane instance (RV64IMC) taped-out in GlobalFoundries 22 FDX technology. Ariane runs at up to 1.7 GHz and achieves up to 40 Gop/sW peak efficiency. We give insight into the interplay between functionality required for application-class execution (e.g. virtual memory, caches, multiple modes of privileged operation) and energy cost. Our analysis indicates that ISA heterogeneity and simpler cores with a few critical instruction extensions (e.g. packed SIMD) can significantly boost a RISC-V core's compute energy efficiency.

11 pages, submitted to IEEE Transaction on Very Large Scale Integration (VLSI) Systems

Cited by in corpus (34)

• Agile SoC Development with Open ESP
• Snitch: A tiny Pseudo Dual-Issue Processor for Area and Energy Efficient Execution of Floating-Point Intensive Workloads
• LLM for SoC Security: A Paradigm Shift
• Challenging the Security of Logic Locking Schemes in the Era of Deep Learning: A Neuroevolutionary Approach
• A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design
• Deceptive Logic Locking for Hardware Integrity Protection against Machine Learning Attacks
• PERCIVAL: Open-Source Posit RISC-V Core with Quire Capability
• LLM4SecHW: Leveraging Domain Specific Large Language Model for Hardware Debugging
• Logic Locking at the Frontiers of Machine Learning: A Survey on Developments and Opportunities
• Spatz: A Compact Vector Processing Unit for High-Performance and Energy-Efficient Shared-L1 Clusters
• Big-PERCIVAL: Exploring the Native Use of 64-Bit Posit Arithmetic in Scientific Computing
• HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC
• A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference
• CrypTag: Thwarting Physical and Logical Memory Vulnerabilities using Cryptographically Colored Memory
• Systematic Prevention of On-Core Timing Channels by Full Temporal Partitioning
• Prevention of Microarchitectural Covert Channels on an Open-Source 64-bit RISC-V Core
• A Scalable Formal Verification Methodology for Data-Oblivious Hardware
• Unleashing OpenTitan's Potential: a Silicon-Ready Embedded Secure Element for Root of Trust and Cryptographic Offloading
• Ara: A 1 GHz+ Scalable and Energy-Efficient RISC-V Vector Processor with Multi-Precision Floating Point Support in 22 nm FD-SOI
• AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors
• Duet: Creating Harmony between Processors and Embedded FPGAs
• An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research
• Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
• A Prototype-Based Framework to Design Scalable Heterogeneous SoCs with Fine-Grained DFS
• A Reconfigurable Approximate Computing RISC-V Platform for Fault-Tolerant Applications
• RVCoreP-32IM: An effective architecture to implement mul/div instructions for five stage RISC-V soft processors
• Taming Offload Overheads in a Massively Parallel Open-Source RISC-V MPSoC: Analysis and Optimization
• CVA6 RISC-V Virtualization: Architecture, Microarchitecture, and Design Space Exploration
• Flushgeist: Cache Leaks from Beyond the Flush
• Optimizing Offload Performance in Heterogeneous MPSoCs
• AXES: Approximation Manager for Emerging Memory Architectures
• Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA
• Exploiting the Lock: Leveraging MiG-V's Logic Locking for Secret-Data Extraction
• Monte Cimone v2: Down the Road of RISC-V High-Performance Computers