LLM4SecHW: Leveraging Domain Specific Large Language Model for Hardware Debugging
arXiv:2401.16448 · doi:10.1109/AsianHOST59942.2023.10409307
Abstract
This paper presents LLM4SecHW, a novel framework for hardware debugging that leverages domain specific Large Language Model (LLM). Despite the success of LLMs in automating various software development tasks, their application in the hardware security domain has been limited due to the constraints of commercial LLMs and the scarcity of domain specific data. To address these challenges, we propose a unique approach to compile a dataset of open source hardware design defects and their remediation steps, utilizing version control data. This dataset provides a substantial foundation for training machine learning models for hardware. LLM4SecHW employs fine tuning of medium sized LLMs based on this dataset, enabling the identification and rectification of bugs in hardware designs. This pioneering approach offers a reference workflow for the application of fine tuning domain specific LLMs in other research areas. We evaluate the performance of our proposed system on various open source hardware designs, demonstrating its efficacy in accurately identifying and correcting defects. Our work brings a new perspective on automating the quality control process in hardware design.
arXiv comment6 pages. 1 figure
References in corpus (4)
- LLaMA: Open and Efficient Foundation Language Models
- The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-ready 1.7GHz 64bit RISC-V Core in 22nm FDSOI Technology
- Towards Expert-Level Medical Question Answering with Large Language Models
- LLaMA-Adapter V2: Parameter-Efficient Visual Instruction Model
Cited by in corpus (5)
- LLM for SoC Security: A Paradigm Shift
- (Security) Assertions by Large Language Models
- Fixing Hardware Security Bugs with Large Language Models
- Natural Language to Verilog: Design of a Recurrent Spiking Neural Network using Large Language Models and ChatGPT
- From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification