Cryogenic Characterization of 28 nm Bulk CMOS Technology for Quantum Computing

Abstract

This paper presents the first experimental investigation and physical discussion of the cryogenic behavior of a commercial 28 nm bulk CMOS technology. Here we extract the fundamental physical parameters of this technology at 300, 77 and 4.2 K based on DC measurement results. The extracted values are then used to demonstrate the impact of cryogenic temperatures on the essential analog design parameters. We find that the simplified charge-based EKV model can accurately predict the cryogenic behavior. This represents a main step towards the design of analog/RF circuits integrated in an advanced bulk CMOS process and operating at cryogenic temperature for quantum computing control systems.

References in corpus (2)

• A single-atom electron spin qubit in silicon
• A CMOS silicon spin qubit

Cited by in corpus (11)

• Cryogenic MOS Transistor Model
• Characterization and Modeling of 28-nm FDSOI CMOS Technology down to Cryogenic Temperatures
• Characterization and Analysis of On-Chip Microwave Passive Components at Cryogenic Temperatures
• Inflection Phenomenon in Cryogenic MOSFET Behavior
• Design-oriented Modeling of 28 nm FDSOI CMOS Technology down to 4.2 K for Quantum Computing
• Millikelvin temperature cryo-CMOS multiplexer for scalable quantum device characterisation
• Revised theoretical limit of subthreshold swing in field-effect transistors
• A Review on Quantum Computing: Qubits, Cryogenic Electronics and Cryogenic MOSFET Physics
• Cryogenic Characterization of 180 nm CMOS Technology at 100 mK
• New Technologies for Discovery
• Conceptual study of a two-layer silicon pixel detector to tag the passage of muons from cosmic sources through quantum processors