Hysteresis in the transfer characteristics of MoS2 transistors
arXiv:1708.01238 · doi:10.1088/2053-1583/aa91a7
Abstract
We investigate the origin of the hysteresis observed in the transfer characteristics of back-gated field-effect transistors with an exfoliated MoS2 channel. We find that the hysteresis is strongly enhanced by increasing either gate voltage, pressure, temperature or light intensity. Our measurements reveal a step-like behavior of the hysteresis around room temperature, which we explain as water-facilitated charge trapping at the MoS2/SiO2 interface. We conclude that intrinsic defects in MoS2, such as S vacancies, which result in effective positive charge trapping, play an important role, besides H2O and O2 adsorbates on the unpassivated device surface. We show that the bistability associated to the hysteresis can be exploited in memory devices.
11 pages, 6 figures
References in corpus (8)
- Two Dimensional Atomic Crystals
- Nonvolatile Memory Cells Based on MoS2/Graphene Heterostructures
- Channel Length Scaling of MoS2 MOSFETs
- Towards Intrinsic Charge Transport in Monolayer Molybdenum Disulfide by Defect and Interface Engineering
- Mechanisms of photoconductivity in atomically thin MoS2
- Electron-hole transport and photovoltaic effect in gated MoS2 Schottky junctions
- Light Generation and Harvesting in a Van der Waals Heterostructure
- Graphene and MoS2 interacting with water: a comparison by ab initio calculations