Multiplexed Charge-locking Device for Large Arrays of Quantum Devices

Abstract

We present a method of forming and controlling large arrays of gate-defined quantum devices. The method uses a novel, on-chip, multiplexed charge-locking system and helps to overcome the restraints imposed by the number of wires available in cryostat measurement systems. Two device innovations are introduced. Firstly, a multiplexer design which utilises split gates to allow the multiplexer to divide three or more ways at each branch. Secondly we describe a device architecture that utilises a multiplexer-type scheme to lock charge onto gate electrodes. The design allows access to and control of gates whose total number exceeds that of the available electrical contacts and enables the formation, modulation and measurement of large arrays of quantum devices. We fabricate devices utilising these innovations on n-type GaAs/AlGaAs substrates and investigate the stability of the charge locked on to the gates. Proof-of-concept is shown by measurement of the Coulomb blockade peaks of a single quantum dot formed by a floating gate in the device. The floating gate is seen to drift by approximately one Coulomb oscillation per hour.

5 pages, 7 figures

References in corpus (3)

• Demonstration of Entanglement of Electrostatically Coupled Singlet-Triplet Qubits
• Frequency Multiplexing for Readout of Spin Qubits
• A few-electron quadruple quantum dot in a closed loop

Cited by in corpus (27)

• Interfacing spin qubits in quantum dots and donors - hot, dense and coherent
• Silicon CMOS architecture for a spin-based quantum computer
• Scaling silicon-based quantum computing using CMOS technology: State-of-the-art, Challenges and Perspectives
• Machine Learning Assisted Many-Body Entanglement Measurement
• Spiderweb array: A sparse spin-qubit array
• Superconducting switch for fast on-chip routing of quantum microwave fields
• A Reconfigurable Cryogenic Platform for the Classical Control of Scalable Quantum Computers
• A CMOS dynamic random access architecture for radio-frequency readout of quantum devices
• Overcoming I/O bottleneck in superconducting quantum computing: multiplexed qubit control with ultra-low-power, base-temperature cryo-CMOS multiplexer
• Multiplexed quantum transport using commercial off-the-shelf CMOS at sub-kelvin temperatures
• Thermoelectric performance of topological boundary modes
• Conditional dispersive readout of a CMOS quantum dot via an integrated transistor circuit
• Spin entangled state transfer in quantum dot arrays: Coherent adiabatic and speed-up protocols
• Rapid cryogenic characterisation of 1024 integrated silicon quantum dots
• 30 GHz-voltage controlled oscillator operating at 4 K
• On-chip Integration of Si/SiGe-based Quantum Dots and Switched-capacitor Circuits
• Edge-state Blockade of Transport in Quantum Dot Arrays
• Entanglement entropy scaling in solid-state spin arrays via capacitance measurements
• The effect of split gate size on the electrostatic potential and 0.7 anomaly within one-dimensional quantum wires on a modulation doped GaAs/AlGaAs heterostructure
• Transport, shot noise, and topology in AC-driven dimer arrays
• Ground-state electronic structure of quasi-one-dimensional wires in semiconductor heterostructures
• Unravelling Quantum Dot Array Simulators via Singlet-Triplet Measurements
• Cryogenic Multiplexing with Bottom-Up Nanowires
• Self assembled Wigner crystals as mediators of spin currents and quantum information
• Time independent quantum circuits with local interactions
• Doublon lifetimes in dissipative environments
• Second Quantization: Gating a Quantum Dot Through the Sequential Removal of Single Electrons from a Nanoscale Floating Gate