activity
20242026
most citedDRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent

6 citations · 7 across the 15 of their papers we have counts for

collaborators
Showing cs.SEShow all

1 paper · 1 filter

cs.SE2025

Timing Analysis Agent: Autonomous Multi-Corner Multi-Mode (MCMM) Timing Debugging with Timing Debug Relation Graph

Jatin Nainani, Chia-Tung Ho, Anirudh Dhurka +1

Timing analysis is an essential and demanding verification method for Very Large Scale Integrated (VLSI) circuit design and optimization. In addition, it also serves as the corners…