Relational Hoare Logic for High-Level Synthesis of Hardware Accelerators

Izumi Tanaka, Ken Sakayori, Shinya Takamaeda-Yamazaki +1

High-level synthesis (HLS) is a powerful tool for developing efficient hardware accelerators that rely on specialized memory systems to achieve sufficient on-chip data reuse and of…