Modelling background charge rearrangements near single-electron transistors as a Poisson process

Abstract

Background charge rearrangements in metallic single-electron transistors are modelled in two-level tunnelling systems as a Poisson process with a scale parameter as only variable. The model explains the recent observation of asymmetric Coulomb blockade peak spacing distributions in metallic single-electron transistors. From the scale parameter we estimate the average size of the tunnelling systems, their density of states, and the height of their energy barrier. We conclude that the observed background charge rearrangements predominantly take place in the substrate of the single-electron transistor.

7 pages, 2 eps figures, used epl.cls macro included

Cited by in corpus (5)

• Dynamical suppression of telegraph and 1/f noise due to quantum bistable fluctuator
• Electrometry on charge traps with a single-electron transistor
• Detection of charge motion in a non-metallic silicon isolated double quantum dot
• Single shot measurement of a silicon single electron transistor
• GHz photon-activated hopping between localized states in a silicon quantum dot