Review of prototypes developed in a 65 nm CMOS imaging technology in view of vertexing applications at a future lepton collider

Abstract

The OCTOPUS project addresses the development and characterization of monolithic active pixel sensors in the TPSCo 65 nm ISC technology in view of vertexing applications at a future lepton collider. Meeting the corresponding requirements -- outlined in the ECFA detector road map -- will necessitate the simulation, design, and testing of prototypes and a demonstrator chip in this very process. This work reviews the literature on existing prototypes, summarizing their design characteristics, properties, and performance in charged-particle detection, and provides an overview of previous simulation efforts. The presented results suggest the feasibility of the endeavor while showcasing challenges, the need for further investigations, and providing a foundation for imminent design choices.

18 pages, 10 figures

References in corpus (9)

• Digital Pixel Test Structures implemented in a 65 nm CMOS process
• Measurement of the relative response of TowerJazz Mini-MALTA CMOS prototypes at Diamond Light Source
• Time performance of Analog Pixel Test Structures with in-chip operational amplifier implemented in 65 nm CMOS imaging process
• Towards a New Generation of Monolithic Active Pixel Sensors
• Simulations and Performance Studies of a MAPS in 65 nm CMOS Imaging Technology
• Characterisation of analogue MAPS fabricated in 65 nm technology for the ALICE ITS3
• Yield, noise and timing studies of ALICE ITS3 stitched sensor test structures: the MOST
• Performance studies of the CE-65v2 MAPS prototype structure
• The vertexing challenge at FCC-ee