Transversal CNOT gate with multi-cycle error correction
arXiv:2406.12267 · doi:10.1103/PhysRevApplied.23.024074
Abstract
A scalable and programmable quantum computer holds the potential to solve computationally intensive tasks that classical computers cannot accomplish within a reasonable time frame, achieving quantum advantage. However, the vulnerability of the current generation of quantum processors to errors poses a significant challenge towards executing complex and deep quantum circuits required for practical problems. Quantum error correction codes such as Stabilizer codes offer a promising path forward for fault-tolerant quantum computing, however their realisation on quantum hardware is an on-going area of research. In particular, fault-tolerant quantum processing must employ logical gates on logical qubits with error suppression with realistically large size codes. This work has implemented a transversal CNOT gate between two logical qubits constructed using the Repetition code with flag qubits, and demonstrated error suppression with increasing code size under multiple rounds of error detection. By performing experiments on IBM quantum devices through cloud access, our results show that despite the potential for error propagation among logical qubits during the transversal CNOT gate operation, increasing the number of physical qubits from 21 to 39 and 57 can suppress errors, which persists over 10 rounds of error detection. Our work establishes the feasibility of employing logical CNOT gates alongside error detection on a superconductor-based processor using current generation quantum hardware.
39 pages, 24 figures
References in corpus (19)
- Supplementary information for "Quantum supremacy using a programmable superconducting processor"
- Surface codes: Towards practical large-scale quantum computation
- Suppressing quantum errors by scaling a surface code logical qubit
- Logical quantum processor based on reconfigurable atom arrays
- Restrictions on Transversal Encoded Quantum Gate Sets
- Experimental Quantum Computations on a Topologically Encoded Qubit
- A Race Track Trapped-Ion Quantum Processor
- Fault-tolerant conversion between the Steane and Reed-Muller quantum codes
- Universal transversal gates with color codes - a simplified approach
- Removing leakage-induced correlated errors in superconducting quantum error correction
- Sparse Blossom: correcting a million errors per core second with minimum-weight matching
- Matching and maximum likelihood decoding of a multi-round subsystem quantum error correction experiment
- Learning correlated noise in a 39-qubit quantum processor
- Creating entangled logical qubits in the heavy-hex lattice with topological codes
- Pipelined correlated minimum weight perfect matching of the surface code
- Error-corrected Hadamard gate simulated at the circuit level
- Comparative study of quantum error correction strategies for the heavy-hexagonal lattice
- Artificial Neural Network Syndrome Decoding on IBM Quantum Processors
- Implementing fault-tolerant non-Clifford gates using the [[8,3,2]] color code