Codesign of quantum error-correcting codes and modular chiplets in the presence of defects
arXiv:2305.00138 · doi:10.1145/3620665.3640362
Abstract
Fabrication errors pose a significant challenge in scaling up solid-state quantum devices to the sizes required for fault-tolerant (FT) quantum applications. To mitigate the resource overhead caused by fabrication errors, we combine two approaches: (1) leveraging the flexibility of a modular architecture, (2) adapting the procedure of quantum error correction (QEC) to account for fabrication defects. We simulate the surface code adapted to qubit arrays with arbitrarily distributed defects to find metrics that characterize how defects affect fidelity. We then determine the impact of defects on the resource overhead of realizing a fault-tolerant quantum computer, on a chiplet-based modular architecture. Our strategy for dealing with fabrication defects demonstrates an exponential suppression of logical failure where error rates of non-faulty physical qubits are ~0.1% in a circuit-based noise model. This is a typical regime where we imagine running the defect-free surface code. We use our numerical results to establish post-selection criteria for building a device from defective chiplets. Using our criteria, we then evaluate the resource overhead in terms of the average number of fabricated physical qubits per logical qubit. We find that an optimal choice of chiplet size, based on the defect rate and target fidelity, is essential to limiting any additional error correction overhead due to defects. When the optimal chiplet size is chosen, at a defect rate of 1% the resource overhead can be reduced to below 3X and 6X respectively for the two defect models we use, for a wide range of target performance. We also determine cutoff fidelity values that help identify whether a qubit should be disabled or kept as part of the error correction code.
In ASPLOS 2024: the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems
References in corpus (27)
- Fault-tolerant quantum computation by anyons
- Surface codes: Towards practical large-scale quantum computation
- Topological quantum memory
- Universal Quantum Computation with ideal Clifford gates and noisy ancillas
- Suppressing quantum errors by scaling a surface code logical qubit
- How to factor 2048 bit RSA integers in 8 hours using 20 million noisy qubits
- Surface code quantum computing by lattice surgery
- Towards understanding two-level-systems in amorphous solids -- Insights from quantum circuits
- A four-qubit germanium quantum processor
- Stim: a fast stabilizer circuit simulator
- Confinement-Higgs transition in a disordered gauge theory and the accuracy threshold for quantum memory
- Low-distance Surface Codes under Realistic Quantum Noise
- Ultrafast Hole Spin Qubit with Gate-Tunable Spin-Orbit Switch
- Quantum computation with realistic magic state factories
- Thresholds for topological codes in the presence of loss
- Efficient magic state factories with a catalyzed |CCZ> to 2|T> transformation
- Improving wafer-scale Josephson junction resistance variation in superconducting quantum coherent circuits
- Removing leakage-induced correlated errors in superconducting quantum error correction
- Poking holes and cutting corners to achieve Clifford gates with the surface code
- Error Correction and Degeneracy in Surface Codes Suffering Loss
- Simulation of rare events in quantum error correction
- Fault-tolerance thresholds for the surface code with fabrication errors
- Topological Quantum Error Correction with Optimal Encoding Rate
- Surface Code Error Correction on a Defective Lattice
- Logical Error Rate Scaling of the Toric Code
- Q3DE: A fault-tolerant quantum computer architecture for multi-bit burst errors by cosmic rays
- The role of entropy in topological quantum error correction