Fault-tolerance thresholds for the surface code with fabrication errors

Abstract

The construction of topological error correction codes requires the ability to fabricate a lattice of physical qubits embedded on a manifold with a non-trivial topology such that the quantum information is encoded in the global degrees of freedom (i.e. the topology) of the manifold. However, the manufacturing of large-scale topological devices will undoubtedly suffer from fabrication errors---permanent faulty components such as missing physical qubits or failed entangling gates---introducing permanent defects into the topology of the lattice and hence significantly reducing the distance of the code and the quality of the encoded logical qubits. In this work we investigate how fabrication errors affect the performance of topological codes, using the surface code as the testbed. A known approach to mitigate defective lattices involves the use of primitive SWAP gates in a long sequence of syndrome extraction circuits. Instead, we show that in the presence of fabrication errors the syndrome can be determined using the supercheck operator approach and the outcome of the defective gauge stabilizer generators without any additional computational overhead or the use of SWAP gates. We report numerical fault-tolerance thresholds in the presence of both qubit fabrication and gate fabrication errors using a circuit-based noise model and the minimum-weight perfect matching decoder. Our numerical analysis is most applicable to 2D chip-based technologies, but the techniques presented here can be readily extended to other topological architectures. We find that in the presence of 8% qubit fabrication errors, the surface code can still tolerate a computational error rate of up to 0.1%.

10 pages, 15 figures

References in corpus (32)

• Fault-tolerant quantum computation by anyons
• Surface codes: Towards practical large-scale quantum computation
• Topological quantum memory
• Improved Simulation of Stabilizer Circuits
• Quantum Computing with Very Noisy Devices
• State preservation by repetitive error detection in a superconducting quantum circuit
• Fault-tolerant quantum computation with high threshold in two dimensions
• Topological Quantum Distillation
• Realization of Three-Qubit Quantum Error Correction with Superconducting Circuits
• Surface code quantum computing by lattice surgery
• Experimental Quantum Error Correction
• Detecting arbitrary quantum errors via stabilizer measurements on a sublattice of the surface code
• Quantum codes on a lattice with boundary
• Quantum computing with nearest neighbor interactions and error rates over 1%
• Confinement-Higgs transition in a disordered gauge theory and the accuracy threshold for quantum memory
• Low-distance Surface Codes under Realistic Quantum Noise
• Quantification and Characterization of Leakage Errors
• Fault tolerant quantum computation with very high threshold for loss errors
• Thresholds for topological codes in the presence of loss
• Fault-tolerant thresholds for quantum error correction with the surface code
• Topological Subsystem Codes
• Coping with qubit leakage in topological codes
• Error Correction and Degeneracy in Surface Codes Suffering Loss
• Tensor-Network Simulations of the Surface Code under Realistic Noise
• A silicon-based surface code quantum computer
• Benchmarking a quantum annealing processor with the time-to-target metric
• The Largest Cluster in Subcritical Percolation
• Simulation of rare events in quantum error correction
• A leakage-resilient approach to fault-tolerant quantum computing with superconducting elements
• Surface Code Error Correction on a Defective Lattice
• Error- and Loss-Tolerances of Surface Codes with General Lattice Structures
• Practical Topological Cluster State Quantum Computing Requires Loss Below 1%

Cited by in corpus (25)

• Leakage detection for a transmon-based surface code
• Parallelized quantum error correction with fracton topological codes
• Analysing correlated noise on the surface code using adaptive decoding algorithms
• Assessment of error variation in high-fidelity two-qubit gates in silicon
• A blueprint for fault-tolerant quantum computation with Rydberg atoms
• Topological Order, Quantum Codes and Quantum Computation on Fractal Geometries
• A hardware-efficient leakage-reduction scheme for quantum error correction with superconducting transmon qubits
• Deterministic Single Ion Implantation with 99.87% Confidence for Scalable Donor-Qubit Arrays in Silicon
• Fault-tolerant quantum computation with non-deterministic entangling gates
• Adaptive surface code for quantum error correction in the presence of temporary or permanent defects
• Roadmap on Atomic-scale Semiconductor Devices
• Codesign of quantum error-correcting codes and modular chiplets in the presence of defects
• Scalable Atomic Arrays for Spin-Based Quantum Computers in Silicon
• Benchmarking quantum logic operations relative to thresholds for fault tolerance
• Improved Pairwise Measurement-Based Surface Code
• Detrimental non-Markovian errors for surface code memory
• LUCI in the Surface Code with Dropouts
• Efficient Frequency Allocation for Superconducting Quantum Processors Using Improved Optimization Techniques
• Accommodating Fabrication Defects on Floquet Codes with Minimal Hardware Requirements
• Snakes and Ladders: Adapting the surface code to defects
• Code Properties of the Holographic Sierpinski Triangle
• Synchronization for Fault-Tolerant Quantum Computers
• Rare Events and Griffiths Phases in Topological Quantum Error Correction
• Fundamental thresholds for computational and erasure errors via the coherent information
• Lattice Surgery Compilation Beyond the Surface Code