Wafer-scale uniformity of Dolan-bridge and bridgeless Manhattan-style Josephson junctions for superconducting quantum processors

Abstract

We investigate die-level and wafer-scale uniformity of Dolan-bridge and bridgeless Manhattan Josephson junctions, using multiple substrates with and without through-silicon vias (TSVs). Dolan junctions fabricated on planar substrates have the highest yield and lowest room-temperature conductance spread, equivalent to ~100 MHz in transmon frequency. In TSV-integrated substrates, Dolan junctions suffer most in both yield and disorder, making Manhattan junctions preferable. Manhattan junctions show pronounced conductance decrease from wafer centre to edge, which we qualitatively capture using a geometric model of spatially-dependent resist shadowing during junction electrode evaporation. Analysis of actual junction overlap areas using scanning electron micrographs supports the model, and further points to a remnant spatial dependence possibly due to contact resistance.

25 pages, 13 figures, 1 table

References in corpus (14)

• Supplementary information for "Quantum supremacy using a programmable superconducting processor"
• Charge insensitive qubit design derived from the Cooper pair box
• Suppressing quantum errors by scaling a surface code logical qubit
• Logical-qubit operations in an error-detecting surface code
• Simplified Josephson-junction fabrication process for reproducibly high-performance superconducting qubits
• Calibrated decoders for experimental quantum error correction
• Benchmarking Coherent Errors in Controlled-Phase Gates due to Spectator Qubits
• Path toward manufacturable superconducting qubits with relaxation times exceeding 0.1 ms
• All-microwave leakage reduction units for quantum error correction with superconducting transmon qubits
• High Coherence in a Tileable 3D Integrated Superconducting Circuit Architecture
• Mitigation of frequency collisions in superconducting quantum processors
• Effects of Laser-Annealing on Fixed-Frequency Superconducting Qubits
• Qubit-compatible substrates with superconducting through-silicon vias
• Post-fabrication frequency trimming of coplanar-waveguide resonators in circuit QED quantum processors

Cited by in corpus (9)

• Alternating Bias Assisted Annealing of Amorphous Oxide Tunnel Junctions
• High coherence fluxonium manufactured with a wafer-scale uniformity process
• Mitigating Losses of Superconducting Qubits Strongly Coupled to Defect Modes
• Lecture Notes on Quantum Electrical Circuits
• Fast microwave-driven two-qubit gates between fluxonium qubits with a transmon coupler
• Fabrication effects on Niobium oxidation and surface contamination in Niobium-metal bilayers using X-ray photoelectron spectroscopy
• Submicrometer tunnel ferromagnetic Josephson junctions with transmon energy scale
• Robotic chip-scale nanofabrication for superior consistency
• Review of Superconducting Qubit Devices and Their Large-Scale Integration