Hardware Security for and beyond CMOS Technology

Abstract

As with most aspects of electronic systems and integrated circuits, hardware security has traditionally evolved around the dominant CMOS technology. However, with the rise of various emerging technologies, whose main purpose is to overcome the fundamental limitations for scaling and power consumption of CMOS technology, unique opportunities arise also to advance the notion of hardware security. In this paper, I first provide an overview on hardware security in general. Next, I review selected emerging technologies, namely (i) spintronics, (ii) memristors, (iii) carbon nanotubes and related transistors, (iv) nanowires and related transistors, and (v) 3D and 2.5D integration. I then discuss their application to advance hardware security and also outline related challenges.

arXiv comment[v1] ISPD'20; [v2] extended arXiv version; [v3] some references updated, some paragraphs further extended; [v4] ISPD'21, extended arXiv version

References in corpus (26)

• Graphene Spintronics
• Superconducting Spintronics
• TPAD: Hardware Trojan Prevention and Detection for Trusted Integrated Circuits
• Physical Design Obfuscation of Hardware: A Comprehensive Investigation of Device- and Logic-Level Techniques
• Obfuscating the Interconnects: Low-Cost and Resilient Full-Chip Layout Camouflaging
• ZombieLoad: Cross-Privilege-Boundary Data Sampling
• 2.5D Root of Trust: Secure System-Level Integration of Untrusted Chiplets
• UNSAIL: Thwarting Oracle-Less Machine Learning Attacks on Logic Locking
• Exploiting Spin-Orbit Torque Devices as Reconfigurable Logic for Circuit Obfuscation
• Logic Locking for Secure Outsourced Chip Fabrication: A New Attack and Provably Secure Defense Mechanism
• Opening the Doors to Dynamic Camouflaging: Harnessing the Power of Polymorphic Devices
• Interdiction in Practice -- Hardware Trojan Against a High-Security USB Flash Drive
• Protect Your Chip Design Intellectual Property: An Overview
• Rethinking Split Manufacturing: An Information-Theoretic Approach with Secure Layout Techniques
• On Mitigation of Side-Channel Attacks in 3D ICs: Decorrelating Thermal Patterns from Power and Activity
• Concerted Wire Lifting: Enabling Secure and Cost-Effective Split Manufacturing
• Spin-Orbit Torque Devices for Hardware Security: From Deterministic to Probabilistic Regime
• Raise Your Game for Split Manufacturing: Restoring the True Functionality Through BEOL
• Toward Physically Unclonable Functions from Plasmonics-Enhanced Silicon Disc Resonators
• Best of Both Worlds: Integration of Split Manufacturing and Camouflaging into a Security-Driven CAD Flow for 3D ICs
• SMART: Secure Magnetoelectric AntifeRromagnet-Based Tamper-Proof Non-Volatile Memory
• Power Side-Channel Attacks in Negative Capacitance Transistor (NCFET)
• 3D Integration: Another Dimension Toward Hardware Security
• Real-World Snapshots vs. Theory: Questioning the t-Probing Security Model
• An Interposer-Based Root of Trust: Seize the Opportunity for Secure System-Level Integration of Untrusted Chiplets
• SAIL: Machine Learning Guided Structural Analysis Attack on Hardware Obfuscation