Performance optimization for drift-robust fidelity improvement of two-qubit gates

Abstract

Quantum system characterization techniques represent the front line in the identification and mitigation of noise in quantum computing, but can be expensive in terms of quantum resources and time to repeatedly employ. Another challenging aspect is that parameters governing the performance of various operations tend to drift over time, and monitoring these is hence a difficult task. One of the most promising characterization techniques, gate set tomography (GST), provides a self-consistent estimate of the completely positive, trace-preserving (CPTP) maps for a complete set of gates, as well as preparation and measurement operators. We develop a method for performance optimization seeded by tomography (POST), which couples the power of GST with a classical optimization routine to achieve a consistent gate improvement in just a short number of steps within a given calibration cycle. By construction, the POST procedure finds the best available gate operation given the hardware, and is therefore robust to the effects of drift. Further, in comparison to other quantum error mitigation techniques, it builds upon a one-time application of GST. To demonstrate the performance of this method on a real quantum computer, we map out the operations of six qubit pairs on the superconducting \emph{ibmq\_poughkeepsie} quantum device. Under the restriction of logical-only control, we monitor the performance of the POST approach on a chosen CNOT gate over a period of six weeks. In this time, we achieve a consistent improvement in gate fidelity, averaging a fidelity increase of 21.1\% as measured by randomized benchmarking. The POST approach should find wide applicability as it is hardware agnostic, and can be applied at the upper logical level or at a deeper pulse control level.

arXiv comment11 pages, 4 figures

References in corpus (24)

• Supplementary information for "Quantum supremacy using a programmable superconducting processor"
• Logic gates at the surface code threshold: Superconducting qubits poised for fault-tolerant quantum computing
• Superconducting Qubits: Current State of Play
• Error mitigation for short-depth quantum circuits
• Randomized Benchmarking of Quantum Gates
• Complete Characterization of a Quantum Process: the Two-Bit Quantum Gate
• Practical Quantum Error Mitigation for Near-Future Applications
• A 10-qubit solid-state spin register with quantum memory up to one minute
• Demonstration of qubit operations below a rigorous fault tolerance threshold with gate set tomography
• Fluctuations of Energy-Relaxation Times in Superconducting Qubits
• Self-Consistent Quantum Process Tomography
• Randomized benchmarking and process tomography for gate errors in a solid-state qubit
• Optimal quantum control using randomized benchmarking
• Estimating the Coherence of Noise
• Characterizing errors on qubit operations via iterative randomized benchmarking
• High-fidelity trapped-ion quantum logic using near-field microwaves
• Quantum computation with universal error mitigation on superconducting quantum processor
• What randomized benchmarking actually measures
• Direct randomized benchmarking for multi-qubit devices
• Error-Mitigated Quantum Gates Exceeding Physical Fidelities in a Trapped-Ion System
• Integrated-optics heralded controlled-NOT gate for polarization-encoded qubits
• Density-matrix simulation of small surface codes under current and projected experimental noise
• Demonstration of a Parametrically-Activated Entangling Gate Protected from Flux Noise
• Non-exponential Fidelity Decay in Randomized Benchmarking with Low-Frequency Noise

Cited by in corpus (10)

• Computing with spin qubits at the surface code error threshold
• Gate Set Tomography
• Non-Markovian Quantum Process Tomography
• Generation and verification of 27-qubit Greenberger-Horne-Zeilinger states in a superconducting quantum computer
• Fast Bayesian tomography of a two-qubit gate set in silicon
• Variational Quantum Eigensolver for SU($N$) Fermions
• Benchmarking quantum logic operations relative to thresholds for fault tolerance
• Efficient characterization of qudit logical gates with gate set tomography using an error-free Virtual-Z-gate model
• Detrimental non-Markovian errors for surface code memory
• Unifying non-Markovian characterisation with an efficient and self-consistent framework