All-Spin Bayesian Neural Networks
arXiv:1911.05828 · doi:10.1109/TED.2020.2968223
Abstract
Probabilistic machine learning enabled by the Bayesian formulation has recently gained significant attention in the domain of automated reasoning and decision-making. While impressive strides have been made recently to scale up the performance of deep Bayesian neural networks, they have been primarily standalone software efforts without any regard to the underlying hardware implementation. In this paper, we propose an "All-Spin" Bayesian Neural Network where the underlying spintronic hardware provides a better match to the Bayesian computing models. To the best of our knowledge, this is the first exploration of a Bayesian neural hardware accelerator enabled by emerging post-CMOS technologies. We develop an experimentally calibrated device-circuit-algorithm co-simulation framework and demonstrate reduction in energy consumption against an iso-network CMOS baseline implementation.
References in corpus (13)
- Spin torque switching with the giant spin Hall effect of tantalum
- The design and verification of Mumax3
- Spin Hall effect
- Current-driven dynamics of chiral ferromagnetic domain walls
- Spin transfer torque devices utilizing the giant spin Hall effect of tungsten
- Vowel recognition with four coupled spin-torque nano-oscillators
- Spin Hall torque magnetometry of Dzyaloshinskii domain walls
- Proposal for an All-Spin Artificial Neural Network: Emulating Neural and Synaptic Functionalities Through Domain Wall Motion in Ferromagnets
- Low-Energy Truly Random Number Generation with Superparamagnetic Tunnel Junctions for Unconventional Computing
- Probabilistic Deep Spiking Neural Systems Enabled by Magnetic Tunnel Junction
- Spin-Orbit Torque Induced Spike-Timing Dependent Plasticity
- VIBNN: Hardware Acceleration of Bayesian Neural Networks
- Implementing Bayesian Networks with Embedded Stochastic MRAM
Cited by in corpus (7)
- Probabilistic computing with p-bits
- Exploiting Oxide Based Resistive RAM Variability for Bayesian Neural Network Hardware Design
- Bayesian Photonic Accelerators for Energy Efficient and Noise Robust Neural Processing
- An Inference and Learning Engine for Spiking Neural Networks in Computational RAM (CRAM)
- Bayesian Inference on Binary Spiking Networks Leveraging Nanoscale Device Stochasticity
- Shift-BNN: Highly-Efficient Probabilistic Bayesian Neural Network Training via Memory-Friendly Pattern Retrieving
- Bayes2IMC: In-Memory Computing for Bayesian Binary Neural Networks