A scalable multi-core architecture with heterogeneous memory structures for Dynamic Neuromorphic Asynchronous Processors (DYNAPs)
arXiv:1708.04198 · doi:10.1109/TBCAS.2017.2759700
Abstract
Neuromorphic computing systems comprise networks of neurons that use asynchronous events for both computation and communication. This type of representation offers several advantages in terms of bandwidth and power consumption in neuromorphic electronic systems. However, managing the traffic of asynchronous events in large scale systems is a daunting task, both in terms of circuit complexity and memory requirements. Here we present a novel routing methodology that employs both hierarchical and mesh routing strategies and combines heterogeneous memory structures for minimizing both memory requirements and latency, while maximizing programming flexibility to support a wide range of event-based neural network architectures, through parameter configuration. We validated the proposed scheme in a prototype multi-core neuromorphic processor chip that employs hybrid analog/digital circuits for emulating synapse and neuron dynamics together with asynchronous digital circuits for managing the address-event traffic. We present a theoretical analysis of the proposed connectivity scheme, describe the methods and circuits used to implement such scheme, and characterize the prototype chip. Finally, we demonstrate the use of the neuromorphic processor with a convolutional neural network for the real-time classification of visual symbols being flashed to a dynamic vision sensor (DVS) at high speed.
17 pages, 14 figures
References in corpus (5)
Cited by in corpus (83)
- Event-based Vision: A Survey
- Brain-inspired computing: We need a master plan
- A 0.086-mm 12.7-pJ/SOP 64k-Synapse 256-Neuron Online-Learning Digital Spiking Neuromorphic Processor in 28nm CMOS
- The Heidelberg spiking datasets for the systematic evaluation of spiking neural networks
- Hardware Implementation of Deep Network Accelerators Towards Healthcare and Biomedical Applications
- MorphIC: A 65-nm 738k-Synapse/mm Quad-Core Binary-Weight Digital Neuromorphic Processor with Stochastic Spike-Driven Online Learning
- Adaptive Extreme Edge Computing for Wearable Devices
- An electronic neuromorphic system for real-time detection of High Frequency Oscillations (HFOs) in intracranial EEG
- Agilicious: Open-Source and Open-Hardware Agile Quadrotor for Vision-Based Flight
- Real-time ultra-low power ECG anomaly detection using an event-driven neuromorphic processor
- Event-Based Backpropagation can compute Exact Gradients for Spiking Neural Networks
- A recipe for creating ideal hybrid memristive-CMOS neuromorphic computing systems
- Bottom-up and top-down approaches for the design of neuromorphic processing systems: Tradeoffs and synergies between natural and artificial intelligence
- Control of criticality and computation in spiking neuromorphic networks with plasticity
- Ultra-Low-Power FDSOI Neural Circuits for Extreme-Edge Neuromorphic Intelligence
- The importance of space and time in neuromorphic cognitive agents
- Neuromorphic Intermediate Representation: A Unified Instruction Set for Interoperable Brain-Inspired Computing
- Differential Evolution and Bayesian Optimisation for Hyper-Parameter Selection in Mixed-Signal Neuromorphic Circuits Applied to UAV Obstacle Avoidance
- Parameter Optimization and Learning in a Spiking Neural Network for UAV Obstacle Avoidance targeting Neuromorphic Processors
- Exploring the landscapes of "computing": digital, neuromorphic, unconventional -- and beyond
- Low-Power Low-Latency Keyword Spotting and Adaptive Control with a SpiNNaker 2 Prototype and Comparison with Loihi
- Sparse Compressed Spiking Neural Network Accelerator for Object Detection
- Compiling Spiking Neural Networks to Neuromorphic Hardware
- Design Space Exploration of Hardware Spiking Neurons for Embedded Artificial Intelligence
- Closed-loop spiking control on a neuromorphic processor implemented on the iCub
- RANC: Reconfigurable Architecture for Neuromorphic Computing
- The Impact of On-chip Communication on Memory Technologies for Neuromorphic Systems
- Tutorial: Neuromorphic spiking neural networks for temporal learning
- Efficient Reward-Based Structural Plasticity on a SpiNNaker 2 Prototype
- Neuromorphic Visual Scene Understanding with Resonator Networks
- Event-based Stereo Depth Estimation: A Survey
- Time-coded Spiking Fourier Transform in Neuromorphic Hardware
- Demonstrating Analog Inference on the BrainScaleS-2 Mobile System
- Ferroelectric Tunneling Junctions for Edge Computing
- Robust neuromorphic coupled oscillators for adaptive pacemakers
- Synaptic Delays for Temporal Feature Detection in Dynamic Neuromorphic Processors
- Bioinspired Smooth Neuromorphic Control for Robotic Arms
- Scaling Limits of Memristor-Based Routers for Asynchronous Neuromorphic Systems
- Spiking neuromorphic chip learns entangled quantum states
- Neuromorphic analog circuits for robust on-chip always-on learning in spiking neural networks
- Visual Pattern Recognition with on On-chip Learning: towards a Fully Neuromorphic Approach
- Computing optimal discrete readout weights in reservoir computing is NP-hard
- Gradient-descent hardware-aware training and deployment for mixed-signal Neuromorphic processors
- Fast and energy-efficient neuromorphic deep learning with first-spike times
- Dimensions of Timescales in Neuromorphic Computing Systems
- A Ferroelectric Tunnel Junction-based Integrate-and-Fire Neuron
- Organic log-domain integrator synapse
- Low-Power Neuromorphic Hardware for Signal Processing Applications
- A system of different layers of abstraction for artificial intelligence
- SpikeExplorer: hardware-oriented Design Space Exploration for Spiking Neural Networks on FPGA
- Neuromorphic Heart Rate Monitors: Neural State Machines for Monotonic Change Detection
- Mapping and Validating a Point Neuron Model on Intel's Neuromorphic Hardware Loihi
- Digital Multiplier-less Event-Driven Spiking Neural Network Architecture for Learning a Context-Dependent Task
- Evolving to learn: discovering interpretable plasticity rules for spiking networks
- Supervised training of spiking neural networks for robust deployment on mixed-signal neuromorphic processors
- Event-based update of synapses in voltage-based learning rules
- Building time-surfaces by exploiting the complex volatility of an ECRAM memristor
- Special Session: Reliability Analysis for ML/AI Hardware
- Network insensitivity to parameter noise via adversarial regularization
- Benchmarking Deep Spiking Neural Networks on Neuromorphic Hardware
- Reservoir Computing Models for Patient-Adaptable ECG Monitoring in Wearable Devices
- Spatiotemporal Pattern Recognition in Single Mixed-Signal VLSI Neurons with Heterogeneous Dynamic Synapses
- A Realistic Simulation Framework for Analog/Digital Neuromorphic Architectures
- Continuous signal sparse encoding using analog neuromorphic variability
- SNEAP: A Fast and Efficient Toolchain for Mapping Large-Scale Spiking Neural Network onto NoC-based Neuromorphic Platform
- Synaptic Integration of Spatiotemporal Features with a Dynamic Neuromorphic Processor
- POPPINS : A Population-Based Digital Spiking Neuromorphic Processor with Integer Quadratic Integrate-and-Fire Neurons
- A Case for Lifetime Reliability-Aware Neuromorphic Computing
- Harnessing Slow Dynamics in Neuromorphic Computation
- Dynamic Reliability Management in Neuromorphic Computing
- Mapping high-performance RNNs to in-memory neuromorphic chips
- Effects of VLSI Circuit Constraints on Temporal-Coding Multilayer Spiking Neural Networks
- Memristive, Spintronic, and 2D-Materials-Based Devices to Improve and Complement Computing Hardware
- Wandering around: A bioinspired approach to visual attention through object motion sensitivity
- SpinAPS: A High-Performance Spintronic Accelerator for Probabilistic Spiking Neural Networks
- A feedback control optimizer for online and hardware-aware training of Spiking Neural Networks
- Post-Moore Technologies for Plasma Simulation: A Community Roadmap
- Non-uniform Memory Partitioning For Low-Power Spiking Neural Networks
- Ultrafast neural sampling with spiking nanolasers
- A bi-directional Address-Event transceiver block for low-latency inter-chip communication in neuromorphic systems
- Improving Inference Lifetime of Neuromorphic Systems via Intelligent Synapse Mapping
- An error-propagation spiking neural network compatible with neuromorphic processors
- 2022 Roadmap on Neuromorphic Computing and Engineering