Special Session: Reliability Analysis for ML/AI Hardware
arXiv:2103.12166
Abstract
Artificial intelligence (AI) and Machine Learning (ML) are becoming pervasive in today's applications, such as autonomous vehicles, healthcare, aerospace, cybersecurity, and many critical applications. Ensuring the reliability and robustness of the underlying AI/ML hardware becomes our paramount importance. In this paper, we explore and evaluate the reliability of different AI/ML hardware. The first section outlines the reliability issues in a commercial systolic array-based ML accelerator in the presence of faults engendering from device-level non-idealities in the DRAM. Next, we quantified the impact of circuit-level faults in the MSB and LSB logic cones of the Multiply and Accumulate (MAC) block of the AI accelerator on the AI/ML accuracy. Finally, we present two key reliability issues -- circuit aging and endurance in emerging neuromorphic hardware platforms and present our system-level approach to mitigate them.
To appear at VLSI Test Symposium
References in corpus (5)
- A scalable multi-core architecture with heterogeneous memory structures for Dynamic Neuromorphic Asynchronous Processors (DYNAPs)
- Unsupervised Heart-rate Estimation in Wearables With Liquid States and A Probabilistic Readout
- Compiling Spiking Neural Networks to Neuromorphic Hardware
- High-level Modeling of Manufacturing Faults in Deep Neural Network Accelerators
- Motif Identification using CNN-based Pairwise Subsequence Alignment Score Prediction