Extrinsic and Intrinsic Charge Trapping at the Graphene/Ferroelectric Interface
arXiv:1408.6169 · doi:10.1021/nl502669v
Abstract
The interface between graphene and the ferroelectric superlattice (PTO/STO) is studied. Tuning the transition temperature through the PTO/STO volume fraction minimizes the adsorbates at the graphene-ferroelectric interface, allowing robust ferroelectric hysteresis to be demonstrated. Intrinsic charge traps from the ferroelectric surface defects can adversely affect the graphene channel hysteresis, and can be controlled by careful sample processing, enabling systematic study of the charge trapping mechanism.
25 pages, 5 figures. Published online in Nano letters, Article ASAP, August 18, 2014, http://pubs.acs.org/doi/abs/10.1021/nl502669v
References in corpus (8)
- Realization of a High Mobility Dual-gated Graphene Field Effect Transistor with Al2O3 Dielectric
- Gate-controlled non-volatile graphene-ferroelectric memory
- Graphene field effect transistors with ferroelectric gating
- High-Mobility Few-Layer Graphene Field Effect Transistors Fabricated on Epitaxial Ferroelectric Gate Oxides (Supplementary Information)
- High-Mobility Few-Layer Graphene Field Effect Transistors Fabricated on Epitaxial Ferroelectric Gate Oxides
- Unusual Resistance Hysteresis in n-Layer Graphene Field Effect Transistors Fabricated on Ferroelectric Pb(Zr_0.2Ti_0.8)O_3
- Wafer-scale graphene/ferroelectric hybrid devices for low-voltage electronics
- Integrating Functional Oxides with Graphene
Cited by in corpus (16)
- Giant negative electrostriction and dielectric tunability in a van der Waals layered ferroelectric
- Synergetic Behavior in 2D Layered Material/Complex Oxide Heterostructures
- Enhanced Piezoelectric Response in Hybrid Lead Halide Perovskite Thin Films via Interfacing with Ferroelectric PbZrTiO
- Optically rewritable memory in a graphene/ferroelectric-photovoltaic heterostructure
- P-N junctions dynamics in graphene channel induced by ferroelectric domains motion
- Photoinduced Domain Pattern Transformation in Ferroelectric/Dielectric Superlattices
- Thermo Activated Hysteresis on High Quality Graphene/h-BN Devices
- Room-temperature quantum transport signatures in graphene/LaAlO3/SrTiO3 heterostructures
- Voltage Scaling of Graphene Device on SrTiO3 Epitaxial Thin Film
- Hysteretic phenomena in GFET: general theory and experiment
- Graphene magnetoresistance control by photoferroelectric substrate
- Impact of the domain structure in ferroelectric substrate on graphene conductance (authors' review)
- Strain engineering of ferromagnetic-graphene-ferroelectric nanostructures
- Graphene separation and stretching induced by piezoelectric effect of ferroelectric domains: impact on the conductance of graphene channel
- Ferroelectric hysteresis in singly aligned graphene-hBN moiré superlattices
- Chemical control of polymorphism and ferroelectricity in PbTiO3 and SrTiO3 monolayers and bilayers